URL
https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk
[/] [open8_urisc/] [trunk/] [VHDL/] [Open8_pkg.vhd] - Diff between revs 151 and 153
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 151 |
Rev 153 |
Line 37... |
Line 37... |
-- connection to the core.
|
-- connection to the core.
|
subtype ADDRESS_TYPE is std_logic_vector(15 downto 0);
|
subtype ADDRESS_TYPE is std_logic_vector(15 downto 0);
|
subtype DATA_TYPE is std_logic_vector(7 downto 0);
|
subtype DATA_TYPE is std_logic_vector(7 downto 0);
|
-- Note: INTERRUPT_BUNDLE must be exactly the same width as DATA_TYPE
|
-- Note: INTERRUPT_BUNDLE must be exactly the same width as DATA_TYPE
|
subtype INTERRUPT_BUNDLE is DATA_TYPE;
|
subtype INTERRUPT_BUNDLE is DATA_TYPE;
|
|
constant DATA_WIDTH : integer := 8;
|
-- Component declaration
|
-- Component declaration
|
component Open8_CPU is
|
component Open8_CPU is
|
generic(
|
generic(
|
Stack_Start_Addr : ADDRESS_TYPE;
|
Stack_Start_Addr : ADDRESS_TYPE;
|
Allow_Stack_Address_Move : std_logic := '0';
|
Allow_Stack_Address_Move : std_logic := '0';
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.