OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [VHDL/] [o8_async_serial.vhd] - Diff between revs 244 and 274

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 244 Rev 274
Line 27... Line 27...
--               are settable via generics.
--               are settable via generics.
--
--
-- Register Map:
-- Register Map:
-- Offset  Bitfield Description                        Read/Write
-- Offset  Bitfield Description                        Read/Write
--   0x00  AAAAAAAA TX Data (WR) RX Data (RD)             (RW)
--   0x00  AAAAAAAA TX Data (WR) RX Data (RD)             (RW)
--   0x01  EDCBA--- FIFO Status                           (RO*)
--   0x01  EDCBA--- Status                                (RO*)
--                  A: RX Parity Error (write to clear)
--                  A: RX Parity Error (write to clear)
--                  B: RX FIFO Empty
--                  B: RX FIFO Empty
--                  C: RX FIFO almost full (922/1024)
--                  C: RX FIFO almost full (922/1024)
--                  D: TX FIFO Empty
--                  D: TX FIFO Empty
--                  E: TX FIFO almost full (922/1024)
--                  E: TX FIFO almost full (922/1024)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.