OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [VHDL/] [o8_elapsed_usec.vhd] - Diff between revs 259 and 276

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 259 Rev 276
Line 25... Line 25... 
-- Description:  Provides an 24-bit microsecond resolution counter for
 
-- Description:  Provides an 24-bit microsecond resolution counter for
 
--            :   measuring events
 
--            :   measuring events
 
--
 
--
 
-- Register Map:
 
-- Register Map:
 
-- Offset  Bitfield Description                        Read/Write
 
-- Offset  Bitfield Description                        Read/Write
 
--   0x00  AAAAAAAA Req Interval Byte 0                   (RW)
 
--   0x00  AAAAAAAA Time Accumulator Byte 0               (RW*)
 
--   0x01  AAAAAAAA Req Interval Byte 1                   (RW)
 
--   0x01  AAAAAAAA Time Accumulator Byte 1               (RW*)
 
--   0x02  AAAAAAAA Req Interval Byte 2                   (RW)
 
--   0x02  AAAAAAAA Time Accumulator Byte 2               (RW*)
 
--   0x03  BA------ Control/Status Register               (RW)
 
--   0x03  BA------ Control/Status Register               (RW)
 
--                   A: Reset (1)                         (WR)
 
--                   A: Reset (1)
 
--                   B: Start (1) / Stop (0)
 
--                   B: Start (1) / Stop (0) (status on RD)
 
--
 
--
 
-- Notes      :  Writing to 0x0 - 0x02 will latch the current value
 
-- Notes      :  Writing to 0x0 - 0x02 will latch the current value
 
--            :  Writing a 1 to bit A of 0x03 will cause an
 
--            :  Writing a 1 to bit A of 0x03 will cause an
 
--                immediate timer reset. This bit is a one-shot.
 
--                immediate timer reset. This bit is a one-shot.
 
--
 
--

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.