URL
https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk
[/] [open8_urisc/] [trunk/] [VHDL/] [o8_gpio.vhd] - Diff between revs 167 and 191
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 167 |
Rev 191 |
| Line 75... |
Line 75... |
io_reg: process( Clock, Reset )
|
io_reg: process( Clock, Reset )
|
begin
|
begin
|
if( Reset = Reset_Level )then
|
if( Reset = Reset_Level )then
|
Reg_Sel <= "00";
|
Reg_Sel <= "00";
|
Rd_En <= '0';
|
Rd_En <= '0';
|
Rd_Data <= x"00";
|
Rd_Data <= OPEN8_NULLBUS;
|
if( not Input_Only )then
|
if( not Input_Only )then
|
Wr_En <= '0';
|
Wr_En <= '0';
|
Wr_Data_q <= x"00";
|
Wr_Data_q <= x"00";
|
User_Out <= Default_Out;
|
User_Out <= Default_Out;
|
User_En <= Default_En;
|
User_En <= Default_En;
|
| Line 101... |
Line 101... |
end if;
|
end if;
|
end if;
|
end if;
|
|
|
User_In <= GPIO;
|
User_In <= GPIO;
|
|
|
Rd_Data <= (others => '0');
|
Rd_Data <= OPEN8_NULLBUS;
|
Rd_En <= Addr_Match and Rd_Enable;
|
Rd_En <= Addr_Match and Rd_Enable;
|
if( Rd_En = '1' )then
|
if( Rd_En = '1' )then
|
if( Input_Only )then
|
if( Input_Only )then
|
Rd_Data <= User_In;
|
Rd_Data <= User_In;
|
else
|
else
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.