URL
https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk
[/] [open8_urisc/] [trunk/] [VHDL/] [o8_hd44780_8b.vhd] - Diff between revs 175 and 189
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 175 |
Rev 189 |
| Line 47... |
Line 47... |
);
|
);
|
end entity;
|
end entity;
|
|
|
architecture behave of o8_hd44780_8b is
|
architecture behave of o8_hd44780_8b is
|
|
|
-- The ceil_log2 function returns the minimum register width required to
|
|
-- hold the supplied integer.
|
|
function ceil_log2 (x : in natural) return natural is
|
|
variable retval : natural;
|
|
begin
|
|
retval := 1;
|
|
while ((2**retval) - 1) < x loop
|
|
retval := retval + 1;
|
|
end loop;
|
|
return retval;
|
|
end ceil_log2;
|
|
|
|
constant User_Addr : std_logic_vector(15 downto 2)
|
constant User_Addr : std_logic_vector(15 downto 2)
|
:= Address(15 downto 2);
|
:= Address(15 downto 2);
|
alias Comp_Addr is Bus_Address(15 downto 2);
|
alias Comp_Addr is Bus_Address(15 downto 2);
|
signal Addr_Match : std_logic;
|
signal Addr_Match : std_logic;
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
