URL
https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk
[/] [open8_urisc/] [trunk/] [VHDL/] [o8_hd44780_if.vhd] - Diff between revs 288 and 289
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 288 |
Rev 289 |
| Line 96... |
Line 96... |
library work;
|
library work;
|
use work.open8_pkg.all;
|
use work.open8_pkg.all;
|
|
|
entity o8_hd44780_if is
|
entity o8_hd44780_if is
|
generic(
|
generic(
|
Use_4Bit_IF : boolean := TRUE;
|
Use_4Bit_IF : boolean := FALSE;
|
-- Bus IF timing
|
-- Bus IF timing
|
Tsu : integer := 40; -- ns
|
Tsu : integer := 40; -- ns
|
Tpw : integer := 250; -- nS
|
Tpw : integer := 250; -- nS
|
Tcyc : integer := 500; -- nS
|
Tcyc : integer := 500; -- nS
|
-- Panel command timing
|
-- Panel command timing
|
| Line 302... |
Line 302... |
ctrl_state <= ISSUE_WR;
|
ctrl_state <= ISSUE_WR;
|
|
|
when ISSUE_WR =>
|
when ISSUE_WR =>
|
Wr_En <= '1';
|
Wr_En <= '1';
|
hw_timer <= BUSY_DELAY;
|
hw_timer <= BUSY_DELAY;
|
if( Wr_Reg = '0' and Wr_Data = x"01" )then
|
if( Wr_Reg = '0' and Wr_Data < 4 )then
|
hw_timer <= CLDSP_DELAY;
|
hw_timer <= CLDSP_DELAY;
|
end if;
|
end if;
|
ctrl_state <= WR_WAIT;
|
ctrl_state <= WR_WAIT;
|
|
|
when WR_WAIT =>
|
when WR_WAIT =>
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.