URL
https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk
[/] [open8_urisc/] [trunk/] [VHDL/] [o8_sdlc_if.vhd] - Diff between revs 199 and 200
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 199 |
Rev 200 |
| Line 192... |
Line 192... |
Rd_Data <= Rd_Data_i;
|
Rd_Data <= Rd_Data_i;
|
end if;
|
end if;
|
end if;
|
end if;
|
end process;
|
end process;
|
|
|
U_RAM : entity work.ram_dp512b_core
|
U_RAM : entity work.sdlc_dp512b_ram
|
port map(
|
port map(
|
clock => Clock,
|
clock => Clock,
|
address_a => RAM_Lower_Addr,
|
address_a => RAM_Lower_Addr,
|
address_b => DP_Addr,
|
address_b => DP_Addr,
|
data_a => Wr_Data,
|
data_a => Wr_Data,
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
