OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [VHDL/] [o8_version.vhd] - Diff between revs 270 and 307

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 270 Rev 307
Line 20... Line 20... 
-- ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 
-- ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 
-- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 
-- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 
-- THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 
-- THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 
--
 
--
 
-- VHDL Units :  o8_version
 
-- VHDL Units :  o8_version
 
-- Description:  Provides 4 read-only values, which are set at compile time
 
-- Description:  Provides 2 read-only values, which are set at compile time
 
--
 
--
 
-- Register Map:
 
-- Register Map:
 
-- Offset  Bitfield Description                        Read/Write
 
-- Offset  Bitfield Description                        Read/Write
 
--   0x00  AAAAAAAA Registered Outputs                    (RW)
 
--   0x00  AAAAAAAA Minor Version                         (RO)
 
 
 
--   0x01  AAAAAAAA Major Version                         (RO)
 
--
 
--
 
-- Revision History
 
-- Revision History
 
-- Author          Date     Change
 
-- Author          Date     Change
 
------------------ -------- ---------------------------------------------------
 
------------------ -------- ---------------------------------------------------
 
-- Seth Henry      10/21/20 Initial design
 
-- Seth Henry      10/21/20 Initial design

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.