URL
https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 14 |
Rev 148 |
Line 99... |
Line 99... |
rs6000) targ_archs="bfd_rs6000_arch bfd_powerpc_arch" ;;
|
rs6000) targ_archs="bfd_rs6000_arch bfd_powerpc_arch" ;;
|
s390*) targ_archs=bfd_s390_arch ;;
|
s390*) targ_archs=bfd_s390_arch ;;
|
sh*) targ_archs=bfd_sh_arch ;;
|
sh*) targ_archs=bfd_sh_arch ;;
|
sparc*) targ_archs=bfd_sparc_arch ;;
|
sparc*) targ_archs=bfd_sparc_arch ;;
|
spu*) targ_archs=bfd_spu_arch ;;
|
spu*) targ_archs=bfd_spu_arch ;;
|
|
tilegx*) targ_archs=bfd_tilegx_arch ;;
|
|
tilepro*) targ_archs=bfd_tilepro_arch ;;
|
v850*) targ_archs=bfd_v850_arch ;;
|
v850*) targ_archs=bfd_v850_arch ;;
|
x86_64*) targ_archs=bfd_i386_arch ;;
|
x86_64*) targ_archs=bfd_i386_arch ;;
|
xtensa*) targ_archs=bfd_xtensa_arch ;;
|
xtensa*) targ_archs=bfd_xtensa_arch ;;
|
z80|r800) targ_archs=bfd_z80_arch ;;
|
z80|r800) targ_archs=bfd_z80_arch ;;
|
z8k*) targ_archs=bfd_z8k_arch ;;
|
z8k*) targ_archs=bfd_z8k_arch ;;
|
Line 1483... |
Line 1485... |
tic80*-*-*)
|
tic80*-*-*)
|
targ_defvec=tic80coff_vec
|
targ_defvec=tic80coff_vec
|
targ_underscore=yes
|
targ_underscore=yes
|
;;
|
;;
|
|
|
|
#ifdef BFD64
|
|
tilegx-*-*)
|
|
targ_defvec=bfd_elf64_tilegx_vec
|
|
targ_selvecs=bfd_elf32_tilegx_vec
|
|
;;
|
|
#endif
|
|
|
|
tilepro-*-*)
|
|
targ_defvec=bfd_elf32_tilepro_vec
|
|
;;
|
|
|
v850*-*-*)
|
v850*-*-*)
|
targ_defvec=bfd_elf32_v850_vec
|
targ_defvec=bfd_elf32_v850_vec
|
;;
|
;;
|
|
|
vax-*-netbsdelf*)
|
vax-*-netbsdelf*)
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.