OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [binutils/] [testsuite/] [binutils-all/] [objdump.exp] - Diff between revs 163 and 166

Show entire file | Details | Blame | View Log

Rev 163 Rev 166
Line 36... Line 36...
set got [binutils_run $OBJDUMP "$OBJDUMPFLAGS -i"]
set got [binutils_run $OBJDUMP "$OBJDUMPFLAGS -i"]
 
 
set cpus_expected [list]
set cpus_expected [list]
lappend cpus_expected alpha arc arm cris
lappend cpus_expected alpha arc arm cris
lappend cpus_expected d10v d30v fr30 fr500 fr550 h8 hppa i386 i860 i960 ip2022
lappend cpus_expected d10v d30v fr30 fr500 fr550 h8 hppa i386 i860 i960 ip2022
lappend cpus_expected m16c m32c m32r m68hc11 m68hc12 m68k m88k MCore
lappend cpus_expected m16c m32c m32r m68hc11 m68hc12 m68k m88k MCore MicroBlaze
lappend cpus_expected mips mn10200 mn10300 ms1 msp ns32k pj powerpc pyramid
lappend cpus_expected mips mn10200 mn10300 ms1 msp ns32k pj powerpc pyramid
lappend cpus_expected romp rs6000 s390 sh sparc
lappend cpus_expected romp rs6000 s390 sh sparc
lappend cpus_expected tahoe tic54x tic80 tms320c30 tms320c4x tms320c54x v850
lappend cpus_expected tahoe tic54x tic80 tilegx tms320c30 tms320c4x tms320c54x
lappend cpus_expected vax we32k x86-64 xscale xtensa z8k z8001 z8002
lappend cpus_expected v850 vax we32k x86-64 xscale xtensa z8k z8001 z8002
lappend cpus_expected open8
lappend cpus_expected open8
 
 
# Make sure the target CPU shows up in the list.
# Make sure the target CPU shows up in the list.
lappend cpus_expected ${target_cpu}
lappend cpus_expected ${target_cpu}
 
 
Line 202... Line 202...
        pass "objdump -W"
        pass "objdump -W"
    }
    }
}
}
 
 
# Test objdump -WL on a file that contains line information for multiple files and search directories.
# Test objdump -WL on a file that contains line information for multiple files and search directories.
 
# Not supported on mcore, moxie and openrisc targets because they do not (yet) support the generation
 
# of DWARF2 line debug information.
 
 
if { ![is_elf_format] || [istarget "ia64*-*-*"]} then {
if { ![is_elf_format]
 
     || [istarget "hppa64*-*-hpux*"]
 
     || [istarget "i370-*-*"]
 
     || [istarget "i960-*-*"]
 
     || [istarget "ia64*-*-*"]
 
     || [istarget "mcore-*-*"]
 
     || [istarget "moxie-*-*"]
 
     || [istarget "openrisc-*-*"]
 
     || [istarget "or32-*-*"]
 
} then {
    unsupported "objump decode line"
    unsupported "objump decode line"
} else {
} else {
    if { ![binutils_assemble $srcdir/$subdir/dw2-decodedline.S tmpdir/dw2-decodedline.o] } then {
    if { ![binutils_assemble $srcdir/$subdir/dw2-decodedline.S tmpdir/dw2-decodedline.o] } then {
        fail "objdump decoded line"
        fail "objdump decoded line"
    }
    }

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.