| Line 295... |
Line 295... |
#define EM_TILEPRO 188 /* Tilera TILEPro multicore architecture family */
|
#define EM_TILEPRO 188 /* Tilera TILEPro multicore architecture family */
|
#define EM_MICROBLAZE 189 /* Xilinx MicroBlaze 32-bit RISC soft processor core */
|
#define EM_MICROBLAZE 189 /* Xilinx MicroBlaze 32-bit RISC soft processor core */
|
#define EM_CUDA 190 /* NVIDIA CUDA architecture */
|
#define EM_CUDA 190 /* NVIDIA CUDA architecture */
|
#define EM_TILEGX 191 /* Tilera TILE-Gx multicore architecture family */
|
#define EM_TILEGX 191 /* Tilera TILE-Gx multicore architecture family */
|
#define EM_OPEN8 196 /* Open8/ARClite/V8 architecture. */
|
#define EM_OPEN8 196 /* Open8/ARClite/V8 architecture. */
|
|
#define EM_RL78 197 /* Renesas RL78 family. */
|
|
#define EM_78K0R 199 /* Renesas 78K0R. */
|
|
|
/* If it is necessary to assign new unofficial EM_* values, please pick large
|
/* If it is necessary to assign new unofficial EM_* values, please pick large
|
random numbers (0x8523, 0xa7f2, etc.) to minimize the chances of collision
|
random numbers (0x8523, 0xa7f2, etc.) to minimize the chances of collision
|
with official or non-GNU unofficial values.
|
with official or non-GNU unofficial values.
|
|
|
| Line 400... |
Line 402... |
/* Old Sunplus S+core7 backend magic number. Written in the absence of an ABI. */
|
/* Old Sunplus S+core7 backend magic number. Written in the absence of an ABI. */
|
#define EM_SCORE_OLD 95
|
#define EM_SCORE_OLD 95
|
|
|
#define EM_MICROBLAZE_OLD 0xbaab /* Old MicroBlaze */
|
#define EM_MICROBLAZE_OLD 0xbaab /* Old MicroBlaze */
|
|
|
|
#define EM_ADAPTEVA_EPIPHANY 0x1223 /* Adapteva's Epiphany architecture. */
|
|
|
/* See the above comment before you add a new EM_* value here. */
|
/* See the above comment before you add a new EM_* value here. */
|
|
|
/* Values for e_version. */
|
/* Values for e_version. */
|
|
|
#define EV_NONE 0 /* Invalid ELF version */
|
#define EV_NONE 0 /* Invalid ELF version */
|
