OpenCores

URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-arm/] [cortex-a8-fix-bl-plt.d] - Diff between revs 33 and 163

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 33	Rev 163
Line 8...	Line 8...
`8000: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)`	`8000: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)`
`8004: e59fe004 ldr lr, \[pc, #4\] ; 8010`	`8004: e59fe004 ldr lr, \[pc, #4\] ; 8010`
`8008: e08fe00e add lr, pc, lr`	`8008: e08fe00e add lr, pc, lr`
`800c: e5bef008 ldr pc, \[lr, #8\]!`	`800c: e5bef008 ldr pc, \[lr, #8\]!`
`8010: 00000ffc \.word 0x00000ffc`	`8010: 00000ffc \.word 0x00000ffc`
`8014: e28fc600 add ip, pc, #0`	`8014: e28fc600 add ip, pc, #0, 12`
`8018: e28cca00 add ip, ip, #0`	`8018: e28cca00 add ip, ip, #0, 20`
`801c: e5bcfffc ldr pc, \[ip, #4092\]! ; 0xffc`	`801c: e5bcfffc ldr pc, \[ip, #4092\]! ; 0xffc`

`Disassembly of section \.text:`	`Disassembly of section \.text:`

`00008ff0 :`	`00008ff0 :`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.