OpenCores

URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-arm/] [cortex-a8-fix-bl-rel-plt.d] - Diff between revs 33 and 163

Show entire file | Details | Blame | View Log

Rev 33	Rev 163
Line 8...	Line 8...
`8e00: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)`	`8e00: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)`
`8e04: e59fe004 ldr lr, \[pc, #4\] ; 8e10`	`8e04: e59fe004 ldr lr, \[pc, #4\] ; 8e10`
`8e08: e08fe00e add lr, pc, lr`	`8e08: e08fe00e add lr, pc, lr`
`8e0c: e5bef008 ldr pc, \[lr, #8\]!`	`8e0c: e5bef008 ldr pc, \[lr, #8\]!`
`8e10: 0000827c \.word 0x0000827c`	`8e10: 0000827c \.word 0x0000827c`
`8e14: e28fc600 add ip, pc, #0`	`8e14: e28fc600 add ip, pc, #0, 12`
`8e18: e28cca08 add ip, ip, #32768 ; 0x8000`	`8e18: e28cca08 add ip, ip, #8, 20 ; 0x8000`
`8e1c: e5bcf27c ldr pc, \[ip, #636\]! ; 0x27c`	`8e1c: e5bcf27c ldr pc, \[ip, #636\]! ; 0x27c`

`Disassembly of section \.text:`	`Disassembly of section \.text:`

`00008f00 :`	`00008f00 :`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.