OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-cris/] [tls-und-42.d] - Diff between revs 41 and 166

Show entire file | Details | Blame | View Log

Rev 41 Rev 166
Line 11... Line 11...
#...
#...
Relocation section '.rela.dyn' at offset 0x.* contains 1 entries:
Relocation section '.rela.dyn' at offset 0x.* contains 1 entries:
 Offset +Info +Type +Sym.Value +Sym. Name \+ Addend
 Offset +Info +Type +Sym.Value +Sym. Name \+ Addend
000021f4 +0000021c R_CRIS_32_TPREL +0+ +x \+ 0
000021f4 +0000021c R_CRIS_32_TPREL +0+ +x \+ 0
 
 
There are no unwind sections in this file.
The decoding of unwind sections for machine type Axis Communications 32-bit embedded processor is not currently supported.
 
 
Symbol table '.dynsym' contains . entries:
Symbol table '.dynsym' contains . entries:
 +Num: +Value +Size +Type +Bind +Vis +Ndx +Name
 +Num: +Value +Size +Type +Bind +Vis +Ndx +Name
#...
#...
 +[0-9]: 0+ +0 +TLS +GLOBAL +DEFAULT +UND x
 +[0-9]: 0+ +0 +TLS +GLOBAL +DEFAULT +UND x

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.