OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-powerpc/] [tlsso.d] - Diff between revs 95 and 157

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 95 Rev 157
Line 10... Line 10...
 
 
.* <00000010\.plt_call\.__tls_get_addr(|_opt)\+0>:
.* <00000010\.plt_call\.__tls_get_addr(|_opt)\+0>:
.*      f8 41 00 28     std     r2,40\(r1\)
.*      f8 41 00 28     std     r2,40\(r1\)
.*      e9 62 80 78     ld      r11,-32648\(r2\)
.*      e9 62 80 78     ld      r11,-32648\(r2\)
.*      7d 69 03 a6     mtctr   r11
.*      7d 69 03 a6     mtctr   r11
.*      e9 62 80 88     ld      r11,-32632\(r2\)
 
.*      e8 42 80 80     ld      r2,-32640\(r2\)
.*      e8 42 80 80     ld      r2,-32640\(r2\)
.*      4e 80 04 20     bctr
.*      4e 80 04 20     bctr
 
 
.* <_start>:
.* <_start>:
.*      38 62 80 20     addi    r3,r2,-32736
.*      38 62 80 20     addi    r3,r2,-32736
.*      4b ff ff e5     bl      .*
.*      4b ff ff e9     bl      .*
.*      e8 41 00 28     ld      r2,40\(r1\)
.*      e8 41 00 28     ld      r2,40\(r1\)
.*      38 62 80 50     addi    r3,r2,-32688
.*      38 62 80 50     addi    r3,r2,-32688
.*      4b ff ff d9     bl      .*
.*      4b ff ff dd     bl      .*
.*      e8 41 00 28     ld      r2,40\(r1\)
.*      e8 41 00 28     ld      r2,40\(r1\)
.*      38 62 80 38     addi    r3,r2,-32712
.*      38 62 80 38     addi    r3,r2,-32712
.*      4b ff ff cd     bl      .*
.*      4b ff ff d1     bl      .*
.*      e8 41 00 28     ld      r2,40\(r1\)
.*      e8 41 00 28     ld      r2,40\(r1\)
.*      38 62 80 50     addi    r3,r2,-32688
.*      38 62 80 50     addi    r3,r2,-32688
.*      4b ff ff c1     bl      .*
.*      4b ff ff c5     bl      .*
.*      e8 41 00 28     ld      r2,40\(r1\)
.*      e8 41 00 28     ld      r2,40\(r1\)
.*      39 23 80 40     addi    r9,r3,-32704
.*      39 23 80 40     addi    r9,r3,-32704
.*      3d 23 00 00     addis   r9,r3,0
.*      3d 23 00 00     addis   r9,r3,0
.*      81 49 80 48     lwz     r10,-32696\(r9\)
.*      81 49 80 48     lwz     r10,-32696\(r9\)
.*      e9 22 80 30     ld      r9,-32720\(r2\)
.*      e9 22 80 30     ld      r9,-32720\(r2\)
Line 38... Line 37...
.*      7d 49 6a 2e     lhzx    r10,r9,r13
.*      7d 49 6a 2e     lhzx    r10,r9,r13
.*      89 4d 00 00     lbz     r10,0\(r13\)
.*      89 4d 00 00     lbz     r10,0\(r13\)
.*      3d 2d 00 00     addis   r9,r13,0
.*      3d 2d 00 00     addis   r9,r13,0
.*      99 49 00 00     stb     r10,0\(r9\)
.*      99 49 00 00     stb     r10,0\(r9\)
.*      38 62 80 08     addi    r3,r2,-32760
.*      38 62 80 08     addi    r3,r2,-32760
.*      4b ff ff 8d     bl      .*
.*      4b ff ff 91     bl      .*
.*      e8 41 00 28     ld      r2,40\(r1\)
.*      e8 41 00 28     ld      r2,40\(r1\)
.*      38 62 80 50     addi    r3,r2,-32688
.*      38 62 80 50     addi    r3,r2,-32688
.*      4b ff ff 81     bl      .*
.*      4b ff ff 85     bl      .*
.*      e8 41 00 28     ld      r2,40\(r1\)
.*      e8 41 00 28     ld      r2,40\(r1\)
.*      f9 43 80 08     std     r10,-32760\(r3\)
.*      f9 43 80 08     std     r10,-32760\(r3\)
.*      3d 23 00 00     addis   r9,r3,0
.*      3d 23 00 00     addis   r9,r3,0
.*      91 49 80 10     stw     r10,-32752\(r9\)
.*      91 49 80 10     stw     r10,-32752\(r9\)
.*      e9 22 80 18     ld      r9,-32744\(r2\)
.*      e9 22 80 18     ld      r9,-32744\(r2\)
Line 53... Line 52...
.*      e9 22 80 48     ld      r9,-32696\(r2\)
.*      e9 22 80 48     ld      r9,-32696\(r2\)
.*      7d 49 6b 2e     sthx    r10,r9,r13
.*      7d 49 6b 2e     sthx    r10,r9,r13
.*      e9 4d 00 02     lwa     r10,0\(r13\)
.*      e9 4d 00 02     lwa     r10,0\(r13\)
.*      3d 2d 00 00     addis   r9,r13,0
.*      3d 2d 00 00     addis   r9,r13,0
.*      a9 49 00 00     lha     r10,0\(r9\)
.*      a9 49 00 00     lha     r10,0\(r9\)
 
.*      60 00 00 00     nop
.*      00 00 00 00 .*
.*      00 00 00 00 .*
.*      00 01 02 20 .*
.*      00 01 02 20 .*
.* <__glink_PLTresolve>:
.* <__glink_PLTresolve>:
.*      7d 88 02 a6     mflr    r12
.*      7d 88 02 a6     mflr    r12
.*      42 9f 00 05     bcl-    20,4\*cr7\+so,.*
.*      42 9f 00 05     bcl-    20,4\*cr7\+so,.*

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.