OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-sparc/] [tlssunpic32.dd] - Diff between revs 108 and 163

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 108 Rev 163
Line 35... Line 35...
 +1050: 01 00 00 00     nop *
 +1050: 01 00 00 00     nop *
 +1054: 01 00 00 00     nop *
 +1054: 01 00 00 00     nop *
 +1058: 11 00 00 00     sethi  %hi\(0\), %o0
 +1058: 11 00 00 00     sethi  %hi\(0\), %o0
 +105c: 92 02 20 3c     add  %o0, 0x3c, %o1     ! 3c <.*>
 +105c: 92 02 20 3c     add  %o0, 0x3c, %o1     ! 3c <.*>
 +1060: d0 05 c0 09     ld  \[ %l7 \+ %o1 \], %o0
 +1060: d0 05 c0 09     ld  \[ %l7 \+ %o1 \], %o0
 +1064: 90 01 c0 08     add  %g7, %o0, %o0
 +1064: 01 00 00 00     nop *
 +1068: 01 00 00 00     nop *
 +1068: 90 01 c0 08     add  %g7, %o0, %o0
 +106c: 01 00 00 00     nop *
 +106c: 01 00 00 00     nop *
 +1070: 01 00 00 00     nop *
 +1070: 01 00 00 00     nop *
 +1074: 01 00 00 00     nop *
 +1074: 01 00 00 00     nop *
 +1078: 01 00 00 00     nop *
 +1078: 01 00 00 00     nop *
 +107c: 19 00 00 00     sethi  %hi\(0\), %o4
 +107c: 19 00 00 00     sethi  %hi\(0\), %o4
Line 53... Line 53...
 +1098: 01 00 00 00     nop *
 +1098: 01 00 00 00     nop *
 +109c: 01 00 00 00     nop *
 +109c: 01 00 00 00     nop *
 +10a0: 11 00 00 00     sethi  %hi\(0\), %o0
 +10a0: 11 00 00 00     sethi  %hi\(0\), %o0
 +10a4: 90 02 20 0c     add  %o0, 0xc, %o0      ! c <.*>
 +10a4: 90 02 20 0c     add  %o0, 0xc, %o0      ! c <.*>
 +10a8: d0 05 c0 08     ld  \[ %l7 \+ %o0 \], %o0
 +10a8: d0 05 c0 08     ld  \[ %l7 \+ %o0 \], %o0
 +10ac: 90 01 c0 08     add  %g7, %o0, %o0
 +10ac: 01 00 00 00     nop *
 +10b0: 01 00 00 00     nop *
 +10b0: 90 01 c0 08     add  %g7, %o0, %o0
 +10b4: 01 00 00 00     nop *
 +10b4: 01 00 00 00     nop *
 +10b8: 01 00 00 00     nop *
 +10b8: 01 00 00 00     nop *
 +10bc: 01 00 00 00     nop *
 +10bc: 01 00 00 00     nop *
 +10c0: 01 00 00 00     nop *
 +10c0: 01 00 00 00     nop *
 +10c4: 19 00 00 00     sethi  %hi\(0\), %o4
 +10c4: 19 00 00 00     sethi  %hi\(0\), %o4
Line 71... Line 71...
 +10e0: 01 00 00 00     nop *
 +10e0: 01 00 00 00     nop *
 +10e4: 01 00 00 00     nop *
 +10e4: 01 00 00 00     nop *
 +10e8: 11 00 00 00     sethi  %hi\(0\), %o0
 +10e8: 11 00 00 00     sethi  %hi\(0\), %o0
 +10ec: 90 02 20 48     add  %o0, 0x48, %o0     ! 48 <.*>
 +10ec: 90 02 20 48     add  %o0, 0x48, %o0     ! 48 <.*>
 +10f0: d0 05 c0 08     ld  \[ %l7 \+ %o0 \], %o0
 +10f0: d0 05 c0 08     ld  \[ %l7 \+ %o0 \], %o0
 +10f4: 90 01 c0 08     add  %g7, %o0, %o0
 +10f4: 01 00 00 00     nop *
 +10f8: 01 00 00 00     nop *
 +10f8: 90 01 c0 08     add  %g7, %o0, %o0
 +10fc: 01 00 00 00     nop *
 +10fc: 01 00 00 00     nop *
 +1100: 01 00 00 00     nop *
 +1100: 01 00 00 00     nop *
 +1104: 01 00 00 00     nop *
 +1104: 01 00 00 00     nop *
 +1108: 01 00 00 00     nop *
 +1108: 01 00 00 00     nop *
 +110c: 19 00 00 00     sethi  %hi\(0\), %o4
 +110c: 19 00 00 00     sethi  %hi\(0\), %o4
Line 89... Line 89...
 +1128: 01 00 00 00     nop *
 +1128: 01 00 00 00     nop *
 +112c: 01 00 00 00     nop *
 +112c: 01 00 00 00     nop *
 +1130: 11 00 00 00     sethi  %hi\(0\), %o0
 +1130: 11 00 00 00     sethi  %hi\(0\), %o0
 +1134: 90 02 20 24     add  %o0, 0x24, %o0     ! 24 <.*>
 +1134: 90 02 20 24     add  %o0, 0x24, %o0     ! 24 <.*>
 +1138: d0 05 c0 08     ld  \[ %l7 \+ %o0 \], %o0
 +1138: d0 05 c0 08     ld  \[ %l7 \+ %o0 \], %o0
 +113c: 90 01 c0 08     add  %g7, %o0, %o0
 +113c: 01 00 00 00     nop *
 +1140: 01 00 00 00     nop *
 +1140: 90 01 c0 08     add  %g7, %o0, %o0
 +1144: 01 00 00 00     nop *
 +1144: 01 00 00 00     nop *
 +1148: 01 00 00 00     nop *
 +1148: 01 00 00 00     nop *
 +114c: 01 00 00 00     nop *
 +114c: 01 00 00 00     nop *
 +1150: 01 00 00 00     nop *
 +1150: 01 00 00 00     nop *
 +1154: 23 00 00 00     sethi  %hi\(0\), %l1
 +1154: 23 00 00 00     sethi  %hi\(0\), %l1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.