OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [opcodes/] [micromips-opc.c] - Diff between revs 158 and 166

Show entire file | Details | Blame | View Log

Rev 158 Rev 166
Line 165... Line 165...
{"addu",    "mp,mj,mz",     0x0c00,     0xfc00, 0,                       WR_mp|RD_mj,    I1      }, /* move */
{"addu",    "mp,mj,mz",     0x0c00,     0xfc00, 0,                       WR_mp|RD_mj,    I1      }, /* move */
{"addu",    "mp,mz,mj",     0x0c00,     0xfc00, 0,                       WR_mp|RD_mj,    I1      }, /* move */
{"addu",    "mp,mz,mj",     0x0c00,     0xfc00, 0,                       WR_mp|RD_mj,    I1      }, /* move */
{"addu",    "md,me,ml",     0x0400,     0xfc01, 0,                       WR_md|RD_me|RD_ml,      I1      },
{"addu",    "md,me,ml",     0x0400,     0xfc01, 0,                       WR_md|RD_me|RD_ml,      I1      },
{"addu",    "d,v,t",    0x00000150, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I1      },
{"addu",    "d,v,t",    0x00000150, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I1      },
{"addu",    "t,r,I",    0,    (int) M_ADDU_I,    INSN_MACRO,             0,               I1      },
{"addu",    "t,r,I",    0,    (int) M_ADDU_I,    INSN_MACRO,             0,               I1      },
/* We have no flag to mark the read from "y", so we use TRAP to disable
/* We have no flag to mark the read from "y", so we use NODS to disable
   delay slot scheduling of ALNV.PS altogether.  */
   delay slot scheduling of ALNV.PS altogether.  */
{"alnv.ps", "D,V,T,y",  0x54000019, 0xfc00003f, TRAP|WR_D|RD_S|RD_T|FP_D, 0,             I1      },
{"alnv.ps", "D,V,T,y",  0x54000019, 0xfc00003f, NODS|WR_D|RD_S|RD_T|FP_D, 0,             I1      },
{"and",     "mf,mt,mg",     0x4480,     0xffc0, 0,                       WR_mf|RD_mf|RD_mg,      I1      },
{"and",     "mf,mt,mg",     0x4480,     0xffc0, 0,                       WR_mf|RD_mf|RD_mg,      I1      },
{"and",     "mf,mg,mx",     0x4480,     0xffc0, 0,                       WR_mf|RD_mf|RD_mg,      I1      },
{"and",     "mf,mg,mx",     0x4480,     0xffc0, 0,                       WR_mf|RD_mf|RD_mg,      I1      },
{"and",     "d,v,t",    0x00000250, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I1      },
{"and",     "d,v,t",    0x00000250, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I1      },
{"and",     "t,r,I",    0,    (int) M_AND_I,     INSN_MACRO,             0,               I1      },
{"and",     "t,r,I",    0,    (int) M_AND_I,     INSN_MACRO,             0,               I1      },
{"andi",    "md,mc,mC",     0x2c00,     0xfc00, 0,                       WR_md|RD_mc,    I1      },
{"andi",    "md,mc,mC",     0x2c00,     0xfc00, 0,                       WR_md|RD_mc,    I1      },

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.