URL
https://opencores.org/ocsvn/openarty/openarty/trunk
[/] [openarty/] [trunk/] [doc/] [src/] [spec.tex] - Diff between revs 48 and 49
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 48 |
Rev 49 |
| Line 286... |
Line 286... |
{\tt SDCARD\_ACCESS}, and {\tt OLEDRGBACCESS} found in the {\tt rtl/busmaster.v}
|
{\tt SDCARD\_ACCESS}, and {\tt OLEDRGBACCESS} found in the {\tt rtl/busmaster.v}
|
file. This will recover all but the logic used by the PModUSBUART and PModGPS
|
file. This will recover all but the logic used by the PModUSBUART and PModGPS
|
serial ports, while replacing the registers with read--only memory values of
|
serial ports, while replacing the registers with read--only memory values of
|
zero.
|
zero.
|
|
|
|
The {\tt arty.xdc} file is designed so that these PMods can be connected as
|
|
shown in Fig.~\ref{fig:pmod-pic}.
|
|
\begin{figure}\begin{center}
|
|
\includegraphics[width=4in]{../gfx/openarty.eps}
|
|
\caption{Showing how the PMods are Connected}\label{fig:pmod-pic}
|
|
\end{center}\end{figure}
|
|
In this example, the PModOLED is connected to PMod port JB, and the PModSD is
|
|
connected to PMod port JD. Both the PModGPS and the PModUSBUART are both
|
|
connected to port JC, with the GPS connected on top and the USBUART on the
|
|
bottom.
|
|
|
\section{Testing the peripherals}
|
\section{Testing the peripherals}
|
OpenArty has been designed so that all of the peripherals live on a
|
OpenArty has been designed so that all of the peripherals live on a
|
memory--mapped wishbone bus. This bus can be accessed, either by the ZipCPU
|
memory--mapped wishbone bus. This bus can be accessed, either by the ZipCPU
|
or by the host controller. Because of this model, peripherals may be tested
|
or by the host controller. Because of this model, peripherals may be tested
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.