| Line 42... |
Line 42... |
o_busy, o_valid, o_err, o_wreg, o_result,
|
o_busy, o_valid, o_err, o_wreg, o_result,
|
o_wb_cyc_gbl, o_wb_cyc_lcl,
|
o_wb_cyc_gbl, o_wb_cyc_lcl,
|
o_wb_stb_gbl, o_wb_stb_lcl,
|
o_wb_stb_gbl, o_wb_stb_lcl,
|
o_wb_we, o_wb_addr, o_wb_data,
|
o_wb_we, o_wb_addr, o_wb_data,
|
i_wb_ack, i_wb_stall, i_wb_err, i_wb_data);
|
i_wb_ack, i_wb_stall, i_wb_err, i_wb_data);
|
parameter ADDRESS_WIDTH=24, IMPLEMENT_LOCK=0, AW=ADDRESS_WIDTH;
|
parameter ADDRESS_WIDTH=32, IMPLEMENT_LOCK=0;
|
|
localparam AW=ADDRESS_WIDTH;
|
input i_clk, i_rst;
|
input i_clk, i_rst;
|
input i_stb, i_lock;
|
input i_stb, i_lock;
|
// CPU interface
|
// CPU interface
|
input i_op;
|
input i_op;
|
input [31:0] i_addr;
|
input [31:0] i_addr;
|
| Line 70... |
Line 71... |
input i_wb_ack, i_wb_stall, i_wb_err;
|
input i_wb_ack, i_wb_stall, i_wb_err;
|
input [31:0] i_wb_data;
|
input [31:0] i_wb_data;
|
|
|
reg r_wb_cyc_gbl, r_wb_cyc_lcl;
|
reg r_wb_cyc_gbl, r_wb_cyc_lcl;
|
wire gbl_stb, lcl_stb;
|
wire gbl_stb, lcl_stb;
|
assign lcl_stb = (i_stb)&&(i_addr[31:8]==24'hc00000)&&(i_addr[7:5]==3'h0);
|
assign lcl_stb = (i_stb)&&(i_addr[31:24]==8'hff);
|
assign gbl_stb = (i_stb)&&((i_addr[31:8]!=24'hc00000)||(i_addr[7:5]!=3'h0));
|
assign gbl_stb = (i_stb)&&(i_addr[31:24]!=8'hff);
|
|
|
initial r_wb_cyc_gbl = 1'b0;
|
initial r_wb_cyc_gbl = 1'b0;
|
initial r_wb_cyc_lcl = 1'b0;
|
initial r_wb_cyc_lcl = 1'b0;
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
if (i_rst)
|
if (i_rst)
|
