URL
https://opencores.org/ocsvn/openarty/openarty/trunk
[/] [openarty/] [trunk/] [rtl/] [cpu/] [pipemem.v] - Diff between revs 32 and 43
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 32 |
Rev 43 |
| Line 40... |
Line 40... |
o_busy, o_pipe_stalled, o_valid, o_err, o_wreg, o_result,
|
o_busy, o_pipe_stalled, o_valid, o_err, o_wreg, o_result,
|
o_wb_cyc_gbl, o_wb_cyc_lcl,
|
o_wb_cyc_gbl, o_wb_cyc_lcl,
|
o_wb_stb_gbl, o_wb_stb_lcl,
|
o_wb_stb_gbl, o_wb_stb_lcl,
|
o_wb_we, o_wb_addr, o_wb_data,
|
o_wb_we, o_wb_addr, o_wb_data,
|
i_wb_ack, i_wb_stall, i_wb_err, i_wb_data);
|
i_wb_ack, i_wb_stall, i_wb_err, i_wb_data);
|
parameter ADDRESS_WIDTH=24, IMPLEMENT_LOCK=0, AW=ADDRESS_WIDTH;
|
parameter ADDRESS_WIDTH=32, IMPLEMENT_LOCK=0, AW=ADDRESS_WIDTH;
|
input i_clk, i_rst;
|
input i_clk, i_rst;
|
input i_pipe_stb, i_lock;
|
input i_pipe_stb, i_lock;
|
// CPU interface
|
// CPU interface
|
input i_op;
|
input i_op;
|
input [31:0] i_addr;
|
input [31:0] i_addr;
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
