URL
https://opencores.org/ocsvn/openarty/openarty/trunk
[/] [openarty/] [trunk/] [rtl/] [cpu/] [zipcounter.v] - Diff between revs 3 and 32
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 3 |
Rev 32 |
| Line 62... |
Line 62... |
output reg o_int;
|
output reg o_int;
|
|
|
initial o_int = 0;
|
initial o_int = 0;
|
initial o_wb_data = 32'h00;
|
initial o_wb_data = 32'h00;
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
if ((i_wb_cyc)&&(i_wb_stb)&&(i_wb_we))
|
if ((i_wb_stb)&&(i_wb_we))
|
{ o_int, o_wb_data } <= { 1'b0, i_wb_data };
|
{ o_int, o_wb_data } <= { 1'b0, i_wb_data };
|
else if (i_ce)
|
else if (i_ce)
|
{ o_int, o_wb_data } <= o_wb_data+{{(BW-1){1'b0}},1'b1};
|
{ o_int, o_wb_data } <= o_wb_data+{{(BW-1){1'b0}},1'b1};
|
else
|
else
|
o_int <= 1'b0;
|
o_int <= 1'b0;
|
|
|
initial o_wb_ack = 1'b0;
|
initial o_wb_ack = 1'b0;
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
o_wb_ack <= (i_wb_cyc)&&(i_wb_stb);
|
o_wb_ack <= (i_wb_stb);
|
assign o_wb_stall = 1'b0;
|
assign o_wb_stall = 1'b0;
|
endmodule
|
endmodule
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.