URL
https://opencores.org/ocsvn/openarty/openarty/trunk
[/] [openarty/] [trunk/] [rtl/] [gpsclock.v] - Diff between revs 3 and 12
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 3 |
Rev 12 |
| Line 181... |
Line 181... |
initial r_def_step = 32'h8_2af_31dc;
|
initial r_def_step = 32'h8_2af_31dc;
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
pre_step <= { 16'h00,
|
pre_step <= { 16'h00,
|
(({ r_def_step[27:0], 20'h00 })>>r_def_step[31:28])};
|
(({ r_def_step[27:0], 20'h00 })>>r_def_step[31:28])};
|
|
|
|
// Delay writes by one clock
|
|
wire [1:0] wb_addr;
|
|
wire [31:0] wb_data;
|
|
reg wb_write;
|
|
reg [1:0] r_wb_addr;
|
|
reg [31:0] r_wb_data;
|
|
always @(posedge i_clk)
|
|
wb_write <= (i_wb_cyc_stb)&&(i_wb_we);
|
|
always @(posedge i_clk)
|
|
r_wb_data <= i_wb_data;
|
|
always @(posedge i_clk)
|
|
r_wb_addr <= i_wb_addr;
|
|
assign wb_data = r_wb_data;
|
|
assign wb_addr = r_wb_addr;
|
|
|
initial new_config = 1'b0;
|
initial new_config = 1'b0;
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
if ((i_wb_cyc_stb)&&(i_wb_we))
|
if (wb_write)
|
begin
|
begin
|
new_config = 1'b1;
|
new_config = 1'b1;
|
case(i_wb_addr)
|
case(wb_addr)
|
2'b00: r_alpha <= i_wb_data[5:0];
|
2'b00: r_alpha <= wb_data[5:0];
|
2'b01: r_beta <= i_wb_data;
|
2'b01: r_beta <= wb_data;
|
2'b10: r_gamma <= i_wb_data;
|
2'b10: r_gamma <= wb_data;
|
2'b11: r_def_step <= i_wb_data;
|
2'b11: r_def_step <= wb_data;
|
default: begin end
|
default: begin end
|
// r_defstep <= i_wb_data;
|
// r_defstep <= i_wb_data;
|
endcase
|
endcase
|
end else
|
end else
|
new_config = 1'b0;
|
new_config = 1'b0;
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.