OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [sw/] [host/] [regdefs.h] - Diff between revs 6 and 14

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 6 Rev 14
Line 58... Line 58...
#define R_GPSTX         0x00000111
#define R_GPSTX         0x00000111
// WB Scope registers
// WB Scope registers
#define R_QSCOPE        0x00000120      // Quad SPI scope ctrl
#define R_QSCOPE        0x00000120      // Quad SPI scope ctrl
#define R_QSCOPED       0x00000121      //      and data
#define R_QSCOPED       0x00000121      //      and data
#define R_GPSCOPE       0x00000122      // GPS configuration scope control
#define R_GPSCOPE       0x00000122      // GPS configuration scope control
#define R_GPSCOPED      0x00000123      //      and data, uses Mouse scope addrs
#define R_GPSCOPED      0x00000123      //      and data
 
#define R_CFGSCOPE      0x00000122      // ICAPE2 configuration scop control
 
#define R_CFGSCOPED     0x00000123      //      and data
#define R_RAMSCOPE      0x00000124      // DDR3 SDRAM Scope
#define R_RAMSCOPE      0x00000124      // DDR3 SDRAM Scope
#define R_RAMSCOPED     0x00000125      //
#define R_RAMSCOPED     0x00000125      //
#define R_NETSCOPE      0x00000126      // Ethernet debug scope
#define R_NETSCOPE      0x00000126      // Ethernet debug scope
#define R_NETSCOPED     0x00000127      //
#define R_NETSCOPED     0x00000127      //
// RTC Clock Registers
// RTC Clock Registers
Line 176... Line 178...
#define ISPIF_DIS       0x02000200      // Disable all, disable QSPI
#define ISPIF_DIS       0x02000200      // Disable all, disable QSPI
#define ISPIF_CLR       0x00000200      // Clear QSPI interrupt
#define ISPIF_CLR       0x00000200      // Clear QSPI interrupt
#define SCOPEN          0x84000400      // Enable WBSCOPE interrupts
#define SCOPEN          0x84000400      // Enable WBSCOPE interrupts
 
 
// Flash control constants
// Flash control constants
#define ERASEFLAG       0x80000000
#define ERASEFLAG       0xc00001be
#define DISABLEWP       0x10000000
#define DISABLEWP       0x40000000
 
#define ENABLEWP        0x00000000
 
 
#define SZPAGE          64
#define SZPAGEB         256
#define PGLEN           64
#define PGLENB          256
 
#define SZPAGEW         64
 
#define PGLENW          64
#define NPAGES          256
#define NPAGES          256
#define SECTORSZ        (NPAGES * SZPAGE)
#define SECTORSZB       (NPAGES * SZPAGEB)      // In bytes, not words!!
 
#define SECTORSZW       (NPAGES * SZPAGEW)      // In words
#define NSECTORS        64
#define NSECTORS        64
#define SECTOROF(A)     ((A) & (-1<<14))
#define SECTOROF(A)     ((A) & (-1<<14))
 
#define SUBSECTOROF(A)  ((A) & (-1<<10))
#define PAGEOF(A)       ((A) & (-1<<6))
#define PAGEOF(A)       ((A) & (-1<<6))
 
 
#define CPU_GO          0x0000
#define CPU_GO          0x0000
#define CPU_RESET       0x0040
#define CPU_RESET       0x0040
#define CPU_INT         0x0080
#define CPU_INT         0x0080

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.