OpenCores
URL https://opencores.org/ocsvn/opencpu32/opencpu32/trunk

Subversion Repositories opencpu32

[/] [opencpu32/] [trunk/] [hdl/] [opencpu32/] [testAlu.vhd] - Diff between revs 12 and 16

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 12 Rev 16
Line 48... Line 48...
        );
        );
 
 
   --! Process that will stimulate all of the Alu operations
   --! Process that will stimulate all of the Alu operations
   stim_proc: process
   stim_proc: process
   begin
   begin
 
      -- Pass ---------------------------------------------------------------------------
 
                wait for 1 ps;
 
                REPORT "Pass input A to output" SEVERITY NOTE;
 
                sel <= alu_pass;
 
                A <= conv_std_logic_vector(22, nBits);
 
                wait for 1 ns;  -- Wait to stabilize the response
 
                assert S = (A ) report "Invalid Pass output" severity FAILURE;
 
 
      -- AND ---------------------------------------------------------------------------
      -- AND ---------------------------------------------------------------------------
                wait for 1 ps;
                wait for 1 ps;
                REPORT "AND without carry 2(10) AND 3(11)" SEVERITY NOTE;
                REPORT "AND without carry 2(10) AND 3(11)" SEVERITY NOTE;
                sel <= alu_and;
                sel <= alu_and;
                A <= conv_std_logic_vector(2, nBits);
                A <= conv_std_logic_vector(2, nBits);

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.