OpenCores
URL https://opencores.org/ocsvn/opencpu32/opencpu32/trunk

Subversion Repositories opencpu32

[/] [opencpu32/] [trunk/] [hdl/] [opencpu32/] [testRegisterFile.vhd] - Diff between revs 16 and 18

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 16 Rev 18
Line 109... Line 109...
                        assert A_Out = allZ report "PortB should be high impedance" severity FAILURE;
                        assert A_Out = allZ report "PortB should be high impedance" severity FAILURE;
                end loop;
                end loop;
 
 
                -- Mark read B end
                -- Mark read B end
                Read_B_En <= 'X';
                Read_B_En <= 'X';
      wait;
 
 
 
 
                -- Finish simulation
 
                assert false report "NONE. End of simulation." severity failure;
   end process;
   end process;
 
 
END;
END;
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.