URL
https://opencores.org/ocsvn/openfire2/openfire2/trunk
[/] [openfire2/] [trunk/] [rtl/] [sim_sram256kx16.v] - Diff between revs 3 and 4
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 3 |
Rev 4 |
| Line 76... |
Line 76... |
begin
|
begin
|
#1 // glitch filter
|
#1 // glitch filter
|
if(~we_n & ~ce_n & ~lb_n)
|
if(~we_n & ~ce_n & ~lb_n)
|
begin
|
begin
|
meml[addr % MAX_RAM] = io[7:0];
|
meml[addr % MAX_RAM] = io[7:0];
|
|
`ifdef SHOW_SRAM_DATA
|
$display(" write LOW: meml[%d(%d)]=%d", addr, addr % MAX_RAM, meml[addr % MAX_RAM]);
|
$display(" write LOW: meml[%d(%d)]=%d", addr, addr % MAX_RAM, meml[addr % MAX_RAM]);
|
|
`endif
|
end
|
end
|
if(~we_n & ~ce_n & ~ub_n)
|
if(~we_n & ~ce_n & ~ub_n)
|
begin
|
begin
|
memh[addr % MAX_RAM] = io[15:8];
|
memh[addr % MAX_RAM] = io[15:8];
|
|
`ifdef SHOW_SRAM_DATA
|
$display(" write HIGH: memh[%d(%d)]=%d", addr, addr % MAX_RAM, memh[addr % MAX_RAM]);
|
$display(" write HIGH: memh[%d(%d)]=%d", addr, addr % MAX_RAM, memh[addr % MAX_RAM]);
|
|
`endif
|
end
|
end
|
end
|
end
|
|
|
endmodule
|
endmodule
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.