OpenCores
URL https://opencores.org/ocsvn/opengfx430/opengfx430/trunk

Subversion Repositories opengfx430

[/] [opengfx430/] [trunk/] [doc/] [html/] [overview.html] - Diff between revs 4 and 9

Show entire file | Details | Blame | View Log

Rev 4 Rev 9
Line 4... Line 4...
 
 
  <h1>Introduction</h1>
  <h1>Introduction</h1>
 
 
  The openGFX430 is a synthesizable Graphic controller written in Verilog and tailored
  The openGFX430 is a synthesizable Graphic controller written in Verilog and tailored
  for the <a href="http://opencores.org/project,openmsp430">openMSP430</a> core.
  for the <a href="http://opencores.org/project,openmsp430">openMSP430</a> core.
  <br>
  <br><br>
  An implementation example will soon be available in the openMSP430 FPGA section.
  An example implementation based on the
 
  <a href="http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=941">DE0-Nano-SoC</a> and
 
  <a href="http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=892">LT24 daughter board</a> from Terasic
 
  can be found in the openMSP430 FPGA section (<a href="http://opencores.org/websvn,listing?repname=openmsp430&path=%2Fopenmsp430%2Ftrunk%2Ffpga%2Faltera_de0_nano_soc%2F#path_openmsp430_trunk_fpga_altera_de0_nano_soc_">see here</a>).
  <br>
  <br>
  <h1>Features &amp; TODOs</h1>
  <h1>Features &amp; TODOs</h1>
 
 
  <h2>Features</h2>
  <h2>Features</h2>
  <ul>
  <ul>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.