OpenCores
URL https://opencores.org/ocsvn/openjtag-project/openjtag-project/trunk

Subversion Repositories openjtag-project

[/] [openjtag-project/] [branches/] [Quartus ver V9.1/] [Open_JTAG.flow.rpt] - Diff between revs 14 and 15

Show entire file | Details | Blame | View Log

Rev 14 Rev 15
?rev1line?
?rev2line?
 
Flow report for Open_JTAG
 
Wed Jun 02 16:01:15 2010
 
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
 
 
 
 
 
---------------------
 
; Table of Contents ;
 
---------------------
 
  1. Legal Notice
 
  2. Flow Summary
 
  3. Flow Settings
 
  4. Flow Non-Default Global Settings
 
  5. Flow Elapsed Time
 
  6. Flow OS Summary
 
  7. Flow Log
 
 
 
 
 
 
 
----------------
 
; Legal Notice ;
 
----------------
 
Copyright (C) 1991-2010 Altera Corporation
 
Your use of Altera Corporation's design tools, logic functions
 
and other software and tools, and its AMPP partner logic
 
functions, and any output files from any of the foregoing
 
(including device programming or simulation files), and any
 
associated documentation or information are expressly subject
 
to the terms and conditions of the Altera Program License
 
Subscription Agreement, Altera MegaCore Function License
 
Agreement, or other applicable license agreement, including,
 
without limitation, that your use is for the sole purpose of
 
programming logic devices manufactured by Altera and sold by
 
Altera or its authorized distributors.  Please refer to the
 
applicable agreement for further details.
 
 
 
 
 
 
 
+------------------------------------------------------------------------+
 
; Flow Summary                                                           ;
 
+-------------------------+----------------------------------------------+
 
; Flow Status             ; Successful - Wed Jun 02 16:01:15 2010        ;
 
; Quartus II Version      ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
 
; Revision Name           ; Open_JTAG                                    ;
 
; Top-level Entity Name   ; Open_JTAG                                    ;
 
; Family                  ; MAX II                                       ;
 
; Device                  ; EPM570T100C5                                 ;
 
; Timing Models           ; Final                                        ;
 
; Met timing requirements ; Yes                                          ;
 
; Total logic elements    ; 245 / 570 ( 43 % )                           ;
 
; Total pins              ; 29 / 76 ( 38 % )                             ;
 
; Total virtual pins      ; 0                                            ;
 
; UFM blocks              ; 0 / 1 ( 0 % )                                ;
 
+-------------------------+----------------------------------------------+
 
 
 
 
 
+-----------------------------------------+
 
; Flow Settings                           ;
 
+-------------------+---------------------+
 
; Option            ; Setting             ;
 
+-------------------+---------------------+
 
; Start date & time ; 06/02/2010 16:01:02 ;
 
; Main task         ; Compilation         ;
 
; Revision Name     ; Open_JTAG           ;
 
+-------------------+---------------------+
 
 
 
 
 
+--------------------------------------------------------------------------------------------------------------------+
 
; Flow Non-Default Global Settings                                                                                   ;
 
+---------------------------------------+-----------------------------+---------------+-------------+----------------+
 
; Assignment Name                       ; Value                       ; Default Value ; Entity Name ; Section Id     ;
 
+---------------------------------------+-----------------------------+---------------+-------------+----------------+
 
; COMPILER_SIGNATURE_ID                 ; 95639322573.127548726201860 ; --            ; --          ; --             ;
 
; MAX_CORE_JUNCTION_TEMP                ; 85                          ; --            ; --          ; --             ;
 
; MIN_CORE_JUNCTION_TEMP                ; 0                           ; --            ; --          ; --             ;
 
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 3.3V                        ; --            ; --          ; --             ;
 
; USE_GENERATED_PHYSICAL_CONSTRAINTS    ; Off                         ; --            ; --          ; eda_blast_fpga ;
 
+---------------------------------------+-----------------------------+---------------+-------------+----------------+
 
 
 
 
 
+-----------------------------------------------------------------------------------------------------------------------------+
 
; Flow Elapsed Time                                                                                                           ;
 
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
 
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
 
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
 
; Analysis & Synthesis    ; 00:00:05     ; 1.0                     ; 187 MB              ; 00:00:04                           ;
 
; Fitter                  ; 00:00:03     ; 1.0                     ; 155 MB              ; 00:00:01                           ;
 
; Assembler               ; 00:00:01     ; 1.0                     ; 142 MB              ; 00:00:00                           ;
 
; Classic Timing Analyzer ; 00:00:01     ; 1.0                     ; 113 MB              ; 00:00:01                           ;
 
; Total                   ; 00:00:10     ; --                      ; --                  ; 00:00:06                           ;
 
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
 
 
 
 
 
+---------------------------------------------------------------------------------------+
 
; Flow OS Summary                                                                       ;
 
+-------------------------+------------------+------------+------------+----------------+
 
; Module Name             ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
 
+-------------------------+------------------+------------+------------+----------------+
 
; Analysis & Synthesis    ; vaffanculo       ; Windows XP ; 5.1        ; i686           ;
 
; Fitter                  ; vaffanculo       ; Windows XP ; 5.1        ; i686           ;
 
; Assembler               ; vaffanculo       ; Windows XP ; 5.1        ; i686           ;
 
; Classic Timing Analyzer ; vaffanculo       ; Windows XP ; 5.1        ; i686           ;
 
+-------------------------+------------------+------------+------------+----------------+
 
 
 
 
 
------------
 
; Flow Log ;
 
------------
 
quartus_map --read_settings_files=on --write_settings_files=off Open_JTAG -c Open_JTAG
 
quartus_fit --read_settings_files=off --write_settings_files=off Open_JTAG -c Open_JTAG
 
quartus_asm --read_settings_files=off --write_settings_files=off Open_JTAG -c Open_JTAG
 
quartus_tan --read_settings_files=off --write_settings_files=off Open_JTAG -c Open_JTAG
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.