OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [ChangeLog_core.txt] - Diff between revs 206 and 209

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 206 Rev 209
Line 1... Line 1...
 
2015-10-20 [r207]
 
 
 
        * Simulation now works seamlessly under Linux, OS-X and Windows
 
          (Cygwin)
 
 
2015-07-15 [r205]
2015-07-15 [r205]
 
 
        * Thanks again to Johan W. good feedback, the following updates are
        * Thanks again to Johan W. good feedback, the following updates are
          implemented: - Change code to fix delta cycle issues on some
          implemented: - Change code to fix delta cycle issues on some
          simulators in mixed VHDL/Verilog environment. - Update
          simulators in mixed VHDL/Verilog environment. - Update

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.