OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [bench/] [verilog/] [registers.v] - Diff between revs 94 and 134

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 94 Rev 134
Line 30... Line 30...
//
//
// *Author(s):
// *Author(s):
//              - Olivier Girard,    olgirard@gmail.com
//              - Olivier Girard,    olgirard@gmail.com
//
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// $Rev: 94 $
// $Rev: 134 $
// $LastChangedBy: olivier.girard $
// $LastChangedBy: olivier.girard $
// $LastChangedDate: 2011-02-24 21:33:35 +0100 (Thu, 24 Feb 2011) $
// $LastChangedDate: 2012-03-22 21:31:06 +0100 (Thu, 22 Mar 2012) $
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
 
 
// CPU registers
// CPU registers
//======================
//======================
 
 
Line 146... Line 146...
wire       [15:0] irq_vect_02 = pmem_0.mem[(1<<(`PMEM_MSB+1))-14]; // IRQ  2
wire       [15:0] irq_vect_02 = pmem_0.mem[(1<<(`PMEM_MSB+1))-14]; // IRQ  2
wire       [15:0] irq_vect_01 = pmem_0.mem[(1<<(`PMEM_MSB+1))-15]; // IRQ  1
wire       [15:0] irq_vect_01 = pmem_0.mem[(1<<(`PMEM_MSB+1))-15]; // IRQ  1
wire       [15:0] irq_vect_00 = pmem_0.mem[(1<<(`PMEM_MSB+1))-16]; // IRQ  0
wire       [15:0] irq_vect_00 = pmem_0.mem[(1<<(`PMEM_MSB+1))-16]; // IRQ  0
 
 
// Interrupt detection
// Interrupt detection
wire              nmi_detect  = dut.frontend_0.inst_nmi;
wire              nmi_detect  = dut.frontend_0.nmi_pnd;
wire              irq_detect  = dut.frontend_0.irq_detect;
wire              irq_detect  = dut.frontend_0.irq_detect;
 No newline at end of file
 No newline at end of file
 
 
 
// Debug interface
 
wire              dbg_clk     = dut.clock_module_0.dbg_clk;
 
wire              dbg_rst     = dut.clock_module_0.dbg_rst;
 
 
 
 
 
// CPU ID
 
//======================
 
 
 
 wire  [2:0] dbg_cpu_version  =  `CPU_VERSION;
 
`ifdef ASIC
 
 wire        dbg_cpu_asic     =  1'b1;
 
`else
 
 wire        dbg_cpu_asic     =  1'b0;
 
`endif
 
 wire  [4:0] dbg_user_version =  `USER_VERSION;
 
 wire  [6:0] dbg_per_space    = (`PER_SIZE  >> 9);
 
`ifdef MULTIPLIER
 
 wire        dbg_mpy_info     =  1'b1;
 
`else
 
 wire        dbg_mpy_info     =  1'b0;
 
`endif
 
 wire  [8:0] dbg_dmem_size    = (`DMEM_SIZE >> 7);
 
 wire  [5:0] dbg_pmem_size    = (`PMEM_SIZE >> 10);
 
 
 
 wire [31:0] dbg_cpu_id       = {dbg_pmem_size,
 
                                 dbg_dmem_size,
 
                                 dbg_mpy_info,
 
                                 dbg_per_space,
 
                                 dbg_user_version,
 
                                 dbg_cpu_asic,
 
                                 dbg_cpu_version};
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.