| Line 34... |
Line 34... |
//
|
//
|
// *Author(s):
|
// *Author(s):
|
// - Olivier Girard, olgirard@gmail.com
|
// - Olivier Girard, olgirard@gmail.com
|
//
|
//
|
//----------------------------------------------------------------------------
|
//----------------------------------------------------------------------------
|
// $Rev: 130 $
|
// $Rev: 132 $
|
// $LastChangedBy: olivier.girard $
|
// $LastChangedBy: olivier.girard $
|
// $LastChangedDate: 2012-03-01 22:45:40 +0100 (Thu, 01 Mar 2012) $
|
// $LastChangedDate: 2012-03-09 21:47:13 +0100 (Fri, 09 Mar 2012) $
|
//----------------------------------------------------------------------------
|
//----------------------------------------------------------------------------
|
`ifdef OMSP_NO_INCLUDE
|
`ifdef OMSP_NO_INCLUDE
|
`else
|
`else
|
`include "openMSP430_defines.v"
|
`include "openMSP430_defines.v"
|
`endif
|
`endif
|
| Line 111... |
Line 111... |
|
|
//=============================================================================
|
//=============================================================================
|
// 1) AUTOINCREMENT UNIT
|
// 1) AUTOINCREMENT UNIT
|
//=============================================================================
|
//=============================================================================
|
|
|
|
wire [15:0] inst_src_in;
|
wire [15:0] incr_op = (inst_bw & ~inst_src_in[1]) ? 16'h0001 : 16'h0002;
|
wire [15:0] incr_op = (inst_bw & ~inst_src_in[1]) ? 16'h0001 : 16'h0002;
|
wire [15:0] reg_incr_val = reg_src+incr_op;
|
wire [15:0] reg_incr_val = reg_src+incr_op;
|
|
|
wire [15:0] reg_dest_val_in = inst_bw ? {8'h00,reg_dest_val[7:0]} : reg_dest_val;
|
wire [15:0] reg_dest_val_in = inst_bw ? {8'h00,reg_dest_val[7:0]} : reg_dest_val;
|
|
|
| Line 124... |
Line 125... |
//=============================================================================
|
//=============================================================================
|
|
|
// Source input selection mask (for interrupt support)
|
// Source input selection mask (for interrupt support)
|
//-----------------------------------------------------
|
//-----------------------------------------------------
|
|
|
wire [15:0] inst_src_in = reg_sr_clr ? 16'h0004 : inst_src;
|
assign inst_src_in = reg_sr_clr ? 16'h0004 : inst_src;
|
|
|
|
|
// R0: Program counter
|
// R0: Program counter
|
//---------------------
|
//---------------------
|
|
|
