URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
[/] [openmsp430/] [trunk/] [core/] [rtl/] [verilog/] [omsp_register_file.v] - Diff between revs 134 and 180
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 134 |
Rev 180 |
Line 34... |
Line 34... |
//
|
//
|
// *Author(s):
|
// *Author(s):
|
// - Olivier Girard, olgirard@gmail.com
|
// - Olivier Girard, olgirard@gmail.com
|
//
|
//
|
//----------------------------------------------------------------------------
|
//----------------------------------------------------------------------------
|
// $Rev: 134 $
|
// $Rev: 180 $
|
// $LastChangedBy: olivier.girard $
|
// $LastChangedBy: olivier.girard $
|
// $LastChangedDate: 2012-03-22 21:31:06 +0100 (Thu, 22 Mar 2012) $
|
// $LastChangedDate: 2013-02-25 22:23:18 +0100 (Mon, 25 Feb 2013) $
|
//----------------------------------------------------------------------------
|
//----------------------------------------------------------------------------
|
`ifdef OMSP_NO_INCLUDE
|
`ifdef OMSP_NO_INCLUDE
|
`else
|
`else
|
`include "openMSP430_defines.v"
|
`include "openMSP430_defines.v"
|
`endif
|
`endif
|
Line 207... |
Line 207... |
|
|
|
|
wire mclk_r2 = mclk;
|
wire mclk_r2 = mclk;
|
`endif
|
`endif
|
|
|
`ifdef ASIC
|
`ifdef ASIC_CLOCKING
|
`ifdef CPUOFF_EN
|
`ifdef CPUOFF_EN
|
wire [15:0] cpuoff_mask = 16'h0010;
|
wire [15:0] cpuoff_mask = 16'h0010;
|
`else
|
`else
|
wire [15:0] cpuoff_mask = 16'h0000;
|
wire [15:0] cpuoff_mask = 16'h0000;
|
`endif
|
`endif
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.