OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [rtl/] [verilog/] [omsp_sfr.v] - Diff between revs 180 and 202

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 180 Rev 202
Line 35... Line 35...
//
//
// *Author(s):
// *Author(s):
//              - Olivier Girard,    olgirard@gmail.com
//              - Olivier Girard,    olgirard@gmail.com
//
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// $Rev: 180 $
// $Rev: 202 $
// $LastChangedBy: olivier.girard $
// $LastChangedBy: olivier.girard $
// $LastChangedDate: 2013-02-25 22:23:18 +0100 (Mon, 25 Feb 2013) $
// $LastChangedDate: 2015-07-01 23:13:32 +0200 (Wed, 01 Jul 2015) $
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
`ifdef OMSP_NO_INCLUDE
`ifdef OMSP_NO_INCLUDE
`else
`else
`include "openMSP430_defines.v"
`include "openMSP430_defines.v"
`endif
`endif
Line 315... Line 315...
                                     .scan_rst   (puc_rst),         // Scan reset
                                     .scan_rst   (puc_rst),         // Scan reset
                                     .wkup_clear (nmi_capture_rst), // Glitch free wakeup event clear
                                     .wkup_clear (nmi_capture_rst), // Glitch free wakeup event clear
                                     .wkup_event (nmi_pol)          // Glitch free asynchronous wakeup event
                                     .wkup_event (nmi_pol)          // Glitch free asynchronous wakeup event
   );
   );
  `else
  `else
 
   wire   UNUSED_scan_mode = scan_mode;
   wire   nmi_capture = nmi_pol;
   wire   nmi_capture = nmi_pol;
  `endif
  `endif
 
 
   // Synchronization
   // Synchronization
   wire   nmi_s;
   wire   nmi_s;
Line 328... Line 329...
       .clk       (mclk),
       .clk       (mclk),
       .rst       (puc_rst)
       .rst       (puc_rst)
   );
   );
 
 
`else
`else
 
   wire   UNUSED_scan_mode = scan_mode;
   wire   nmi_capture = nmi_pol;
   wire   nmi_capture = nmi_pol;
   wire   nmi_s       = nmi_pol;
   wire   nmi_s       = nmi_pol;
`endif
`endif
 
 
//-----------------------------------
//-----------------------------------
Line 360... Line 362...
 
 
`else
`else
 
 
wire        nmi_pnd   = 1'b0;
wire        nmi_pnd   = 1'b0;
wire        nmi_wkup  = 1'b0;
wire        nmi_wkup  = 1'b0;
 
wire        UNUSED_scan_mode = scan_mode;
 
wire        UNUSED_nmi       = nmi;
 
wire        UNUSED_nmi_acc   = nmi_acc;
 
wire        UNUSED_wdtnmies  = wdtnmies;
`endif
`endif
 
 
 
// LINT cleanup
 
wire  [7:0] UNUSED_per_din_15_8 = per_din[15:8];
 
 
endmodule // omsp_sfr
endmodule // omsp_sfr
 
 
`ifdef OMSP_NO_INCLUDE
`ifdef OMSP_NO_INCLUDE
`else
`else
`include "openMSP430_undefines.v"
`include "openMSP430_undefines.v"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.