OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [rtl/] [verilog/] [openMSP430_defines.v] - Diff between revs 180 and 192

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 180 Rev 192
Line 34... Line 34...
//
//
// *Author(s):
// *Author(s):
//              - Olivier Girard,    olgirard@gmail.com
//              - Olivier Girard,    olgirard@gmail.com
//
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// $Rev: 180 $
// $Rev: 192 $
// $LastChangedBy: olivier.girard $
// $LastChangedBy: olivier.girard $
// $LastChangedDate: 2013-02-25 22:23:18 +0100 (Mon, 25 Feb 2013) $
// $LastChangedDate: 2013-12-17 21:15:28 +0100 (Tue, 17 Dec 2013) $
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
//`define OMSP_NO_INCLUDE
//`define OMSP_NO_INCLUDE
`ifdef OMSP_NO_INCLUDE
`ifdef OMSP_NO_INCLUDE
`else
`else
`include "openMSP430_undefines.v"
`include "openMSP430_undefines.v"
Line 137... Line 137...
//-------------------------------------------------------
//-------------------------------------------------------
`define NMI
`define NMI
 
 
 
 
//-------------------------------------------------------
//-------------------------------------------------------
 
// Number of available IRQs
 
//-------------------------------------------------------
 
// Indicates the number of interrupt vectors supported
 
// (16, 32 or 64).
 
//-------------------------------------------------------
 
//`define IRQ_16
 
//`define IRQ_32
 
`define IRQ_64
 
 
 
 
 
//-------------------------------------------------------
// Input synchronizers
// Input synchronizers
//-------------------------------------------------------
//-------------------------------------------------------
// In some cases, the asynchronous input ports might
// In some cases, the asynchronous input ports might
// already be synchronized externally.
// already be synchronized externally.
// If an extensive CDC design review showed that this
// If an extensive CDC design review showed that this
Line 628... Line 639...
// Program & Data Memory most significant address bit (for 16 bit words)
// Program & Data Memory most significant address bit (for 16 bit words)
`define PMEM_MSB   `PMEM_AWIDTH-1
`define PMEM_MSB   `PMEM_AWIDTH-1
`define DMEM_MSB   `DMEM_AWIDTH-1
`define DMEM_MSB   `DMEM_AWIDTH-1
`define PER_MSB    `PER_AWIDTH-1
`define PER_MSB    `PER_AWIDTH-1
 
 
 
// Number of available IRQs
 
`ifdef  IRQ_16
 
`define IRQ_NR 16
 
`endif
 
`ifdef  IRQ_32
 
`define IRQ_NR 32
 
`define IRQ_NR_GE_32
 
`endif
 
`ifdef  IRQ_64
 
`define IRQ_NR 64
 
`define IRQ_NR_GE_32
 
`endif
 
 
//
//
// STATES, REGISTER FIELDS, ...
// STATES, REGISTER FIELDS, ...
//======================================
//======================================
 
 
// Instructions type
// Instructions type
Line 849... Line 873...
//`define MPY_16x16
//`define MPY_16x16
 
 
//======================================
//======================================
// CONFIGURATION CHECKS
// CONFIGURATION CHECKS
//======================================
//======================================
 
 
 
`ifdef  IRQ_16
 
  `ifdef  IRQ_32
 
CONFIGURATION ERROR: ONLY ONE OF THE IRQ NUMBER OPTION CAN BE SELECTED
 
  `endif
 
  `ifdef  IRQ_64
 
CONFIGURATION ERROR: ONLY ONE OF THE IRQ NUMBER OPTION CAN BE SELECTED
 
  `endif
 
`endif
 
`ifdef  IRQ_32
 
  `ifdef  IRQ_64
 
CONFIGURATION ERROR: ONLY ONE OF THE IRQ NUMBER OPTION CAN BE SELECTED
 
  `endif
 
`endif
`ifdef LFXT_DOMAIN
`ifdef LFXT_DOMAIN
`else
`else
 `ifdef MCLK_MUX
 `ifdef MCLK_MUX
CONFIGURATION ERROR: THE MCLK_MUX CAN ONLY BE ENABLED IF THE LFXT_DOMAIN IS ENABLED AS WELL
CONFIGURATION ERROR: THE MCLK_MUX CAN ONLY BE ENABLED IF THE LFXT_DOMAIN IS ENABLED AS WELL
 `endif
 `endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.