OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [rtl/] [verilog/] [openMSP430_defines.v] - Diff between revs 23 and 33

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 23 Rev 33
Line 1... Line 1...
`ifdef OPENMSP430_DEFINES
 
`else
 
`define OPENMSP430_DEFINES
 
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// Copyright (C) 2001 Authors
// Copyright (C) 2001 Authors
//
//
// This source file may be used and distributed without restriction provided
// This source file may be used and distributed without restriction provided
// that this copyright statement is not removed from the file and that any
// that this copyright statement is not removed from the file and that any
Line 32... Line 29...
//
//
// *Author(s):
// *Author(s):
//              - Olivier Girard,    olgirard@gmail.com
//              - Olivier Girard,    olgirard@gmail.com
//
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// $Rev: 23 $
// $Rev: 33 $
// $LastChangedBy: olivier.girard $
// $LastChangedBy: olivier.girard $
// $LastChangedDate: 2009-08-30 18:39:26 +0200 (Sun, 30 Aug 2009) $
// $LastChangedDate: 2009-12-29 19:18:00 +0100 (Tue, 29 Dec 2009) $
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
 
`include "openMSP430_undefines.v"
 
 
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// SYSTEM CONFIGURATION
// SYSTEM CONFIGURATION
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
 
 
// ROM Size:
// Program Memory Size:
//                    9 ->  1kB
//                    9 ->  1kB
//                   10 ->  2kB
//                   10 ->  2kB
//                   11 ->  4kB
//                   11 ->  4kB
//                   12 ->  8kB
//                   12 ->  8kB
//                   13 -> 16kB
//                   13 -> 16kB
`define ROM_AWIDTH   10
//                   14 -> 32 kB
 
`define PMEM_AWIDTH   10
 
 
// RAM Size:
// Data Memory Size:
//                    6 ->  128 B
//                    6 ->  128 B
//                    7 ->  256 B
//                    7 ->  256 B
//                    8 ->  512 B
//                    8 ->  512 B
//                    9 ->    1 kB
//                    9 ->    1 kB
//                   10 ->    2 kB
//                   10 ->    2 kB
`define RAM_AWIDTH    6
//                   11 ->    4 kB
 
//                   12 ->    8 kB
 
//                   13 ->   16 kB
 
//                   14 ->   32 kB
 
`define DMEM_AWIDTH    6
 
 
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// REMOTE DEBUGGING INTERFACE CONFIGURATION
// REMOTE DEBUGGING INTERFACE CONFIGURATION
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
 
 
// Include Debug interface
// Include Debug interface
`define DBG_EN
`define DBG_EN
 
 
// Debug interface selection
// Debug interface selection
//             `define DBG_UART -> Enable UART (8N1) debug interface
//             `define DBG_UART -> Enable UART (8N1) debug interface
//             `define DBG_JTAG -> DON'T UNCOMMENT, NOT SUPPORTED YET
//             `define DBG_JTAG -> DON'T UNCOMMENT, NOT SUPPORTED
//
//
`define DBG_UART
`define DBG_UART
//`define DBG_JTAG
//`define DBG_JTAG
 
 
// Number of hardware breakpoints (each unit contains 2 hw address breakpoints)
// Number of hardware breakpoints (each unit contains 2 hw address breakpoints)
Line 93... Line 96...
//==========================================================================//
//==========================================================================//
//==========================================================================//
//==========================================================================//
//==========================================================================//
//==========================================================================//
//==========================================================================//
//==========================================================================//
 
 
// ROM and RAM sizes
// Program and Data Memory sizes
`define ROM_SIZE  (2 << `ROM_AWIDTH)
`define PMEM_SIZE  (2 << `PMEM_AWIDTH)
`define RAM_SIZE  (2 << `RAM_AWIDTH)
`define DMEM_SIZE  (2 << `DMEM_AWIDTH)
 
 
// RAM Base Adresses
// Data Memory Base Adresses
`define RAM_BASE      16'h0200  // RAM base address
`define DMEM_BASE  16'h0200
 
 
// ROM & RAM most significant address bit (for 16 bit words)
// Program & Data Memory most significant address bit (for 16 bit words)
`define ROM_MSB   `ROM_AWIDTH-1
`define PMEM_MSB   `PMEM_AWIDTH-1
`define RAM_MSB   `RAM_AWIDTH-1
`define DMEM_MSB   `DMEM_AWIDTH-1
 
 
 
 
// Instructions type
// Instructions type
`define INST_SO  0
`define INST_SO  0
`define INST_JMP 1
`define INST_JMP 1
Line 283... Line 286...
   `ifdef DBG_JTAG
   `ifdef DBG_JTAG
CONFIGURATION ERROR: JTAG AND UART DEBUG INTERFACE ARE BOTH ENABLED
CONFIGURATION ERROR: JTAG AND UART DEBUG INTERFACE ARE BOTH ENABLED
   `endif
   `endif
 `else
 `else
   `ifdef DBG_JTAG
   `ifdef DBG_JTAG
CONFIGURATION ERROR: JTAG INTERFACE NOT SUPPORTED YET
CONFIGURATION ERROR: JTAG INTERFACE NOT SUPPORTED
   `else
   `else
CONFIGURATION ERROR: JTAG OR UART DEBUG INTERFACE SHOULD BE ENABLED
CONFIGURATION ERROR: JTAG OR UART DEBUG INTERFACE SHOULD BE ENABLED
   `endif
   `endif
 `endif
 `endif
`endif
`endif
 
 
 
 
`endif
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.