OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [bin/] [msp430sim] - Diff between revs 17 and 23

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 17 Rev 23
Line 27... Line 27...
#
#
# Author(s):
# Author(s):
#             - Olivier Girard,    olgirard@gmail.com
#             - Olivier Girard,    olgirard@gmail.com
#
#
#------------------------------------------------------------------------------
#------------------------------------------------------------------------------
# $Rev: 17 $
# $Rev: 23 $
# $LastChangedBy: olivier.girard $
# $LastChangedBy: olivier.girard $
# $LastChangedDate: 2009-08-04 23:15:39 +0200 (Tue, 04 Aug 2009) $
# $LastChangedDate: 2009-08-30 18:39:26 +0200 (Sun, 30 Aug 2009) $
#------------------------------------------------------------------------------
#------------------------------------------------------------------------------
 
 
###############################################################################
###############################################################################
#                            Parameter Check                                  #
#                            Parameter Check                                  #
###############################################################################
###############################################################################
Line 50... Line 50...
#                     Check if the required files exist                       #
#                     Check if the required files exist                       #
###############################################################################
###############################################################################
asmfile=../src/$1.s43;
asmfile=../src/$1.s43;
verfile=../src/$1.v;
verfile=../src/$1.v;
submitfile=../src/submit.f;
submitfile=../src/submit.f;
incfile=../../../rtl/verilog/openMSP430.inc;
incfile=../../../rtl/verilog/openMSP430_defines.v;
deffile=../bin/template.def;
deffile=../bin/template.def;
 
 
if [ ! -e $asmfile ]; then
if [ ! -e $asmfile ]; then
    echo "Assembler file $asmfile doesn't exist: $asmfile"
    echo "Assembler file $asmfile doesn't exist: $asmfile"
    exit 1
    exit 1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.