URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 33 |
Rev 37 |
Line 27... |
Line 27... |
#
|
#
|
# Author(s):
|
# Author(s):
|
# - Olivier Girard, olgirard@gmail.com
|
# - Olivier Girard, olgirard@gmail.com
|
#
|
#
|
#------------------------------------------------------------------------------
|
#------------------------------------------------------------------------------
|
# $Rev: 33 $
|
# $Rev: 37 $
|
# $LastChangedBy: olivier.girard $
|
# $LastChangedBy: olivier.girard $
|
# $LastChangedDate: 2009-12-29 19:18:00 +0100 (Tue, 29 Dec 2009) $
|
# $LastChangedDate: 2009-12-29 21:58:14 +0100 (Tue, 29 Dec 2009) $
|
#------------------------------------------------------------------------------
|
#------------------------------------------------------------------------------
|
|
|
###############################################################################
|
###############################################################################
|
# Parameter Check #
|
# Parameter Check #
|
###############################################################################
|
###############################################################################
|
Line 53... |
Line 53... |
if [ ! -e $1 ]; then
|
if [ ! -e $1 ]; then
|
echo "Verilog stimulus file $1 doesn't exist"
|
echo "Verilog stimulus file $1 doesn't exist"
|
exit 1
|
exit 1
|
fi
|
fi
|
if [ ! -e $2 ]; then
|
if [ ! -e $2 ]; then
|
echo "ROM memory file $2 doesn't exist"
|
echo "Memory file $2 doesn't exist"
|
exit 1
|
exit 1
|
fi
|
fi
|
if [ ! -e $3 ]; then
|
if [ ! -e $3 ]; then
|
echo "Verilog submit file $3 doesn't exist"
|
echo "Verilog submit file $3 doesn't exist"
|
exit 1
|
exit 1
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.