OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [bin/] [template.x] - Diff between revs 134 and 192

Show entire file | Details | Blame | View Log

Rev 134 Rev 192
Line 3... Line 3...
OUTPUT_ARCH("msp430")
OUTPUT_ARCH("msp430")
MEMORY
MEMORY
{
{
  text   (rx)           : ORIGIN = PMEM_BASE,   LENGTH = PMEM_SIZE
  text   (rx)           : ORIGIN = PMEM_BASE,   LENGTH = PMEM_SIZE
  data   (rwx)          : ORIGIN = PER_SIZE,    LENGTH = DMEM_SIZE
  data   (rwx)          : ORIGIN = PER_SIZE,    LENGTH = DMEM_SIZE
 
  vectors64 (rw)        : ORIGIN = 0xff80,      LENGTH = 0x40
 
  vectors32 (rw)        : ORIGIN = 0xffc0,      LENGTH = 0x20
  vectors (rw)          : ORIGIN = 0xffe0,      LENGTH = 0x20
  vectors (rw)          : ORIGIN = 0xffe0,      LENGTH = 0x20
}
}
SECTIONS
SECTIONS
{
{
  /* Read-only sections, merged into text segment.  */
  /* Read-only sections, merged into text segment.  */
Line 129... Line 131...
    *(.noinit)
    *(.noinit)
    *(COMMON)
    *(COMMON)
     PROVIDE (__noinit_end = .) ;
     PROVIDE (__noinit_end = .) ;
     _end = . ;
     _end = . ;
  }  > data
  }  > data
 
  .vectors32  :
 
  {
 
     PROVIDE (__vectors32_start = .) ;
 
    *(.vectors32*)
 
     _vectors32_end = . ;
 
  }  > vectors32
 
  .vectors64  :
 
  {
 
     PROVIDE (__vectors64_start = .) ;
 
    *(.vectors64*)
 
     _vectors64_end = . ;
 
  }  > vectors64
  .vectors  :
  .vectors  :
  {
  {
     PROVIDE (__vectors_start = .) ;
     PROVIDE (__vectors_start = .) ;
    *(.vectors*)
    *(.vectors*)
     _vectors_end = . ;
     _vectors_end = . ;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.