OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [run/] [run] - Diff between revs 111 and 122

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 111 Rev 122
Line 2... Line 2...
 
 
# Enable/Disable waveform dumping
# Enable/Disable waveform dumping
OMSP_NODUMP=0
OMSP_NODUMP=0
export OMSP_NODUMP
export OMSP_NODUMP
 
 
 
# Choose simulator:
 
#                   - iverilog  : Icarus Verilog  (default)
 
#                   - cver      : CVer
 
#                   - verilog   : Verilog-XL
 
#                   - ncverilog : NC-Verilog
 
#                   - vcs       : VCS
 
#                   - vsim      : Modelsim
 
#                   - isim      : Xilinx simulator
 
OMSP_SIMULATOR=iverilog
 
export OMSP_SIMULATOR
 
 
../bin/msp430sim two-op_mov
../bin/msp430sim two-op_mov

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.