OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [dbg_i2c_hwbrk0.v] - Diff between revs 175 and 202

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 175 Rev 202
Line 648... Line 648...
 
 
 
 
      stimulus_done = 1;
      stimulus_done = 1;
`else
`else
 
 
       $display(" ===============================================");
       tb_skip_finish("|   (hardware breakpoint unit 0 not included)   |");
       $display("|               SIMULATION SKIPPED              |");
 
       $display("|   (hardware breakpoint unit 0 not included)   |");
 
       $display(" ===============================================");
 
       $finish;
 
`endif
`endif
`else
`else
 
       tb_skip_finish("|   (serial debug interface I2C not included)   |");
       $display(" ===============================================");
 
       $display("|               SIMULATION SKIPPED              |");
 
       $display("|   (serial debug interface I2C not included)   |");
 
       $display(" ===============================================");
 
       $finish;
 
`endif
`endif
`else
`else
 
       tb_skip_finish("|      (serial debug interface not included)    |");
       $display(" ===============================================");
 
       $display("|               SIMULATION SKIPPED              |");
 
       $display("|      (serial debug interface not included)    |");
 
       $display(" ===============================================");
 
       $finish;
 
`endif
`endif
   end
   end
 
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.