URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 2 |
Rev 18 |
| Line 25... |
Line 25... |
/*---------------------------------------------------------------------------*/
|
/*---------------------------------------------------------------------------*/
|
/* Test the UART debug interface: */
|
/* Test the UART debug interface: */
|
/* - Check RD/WR access to debugg registers. */
|
/* - Check RD/WR access to debugg registers. */
|
/* - Check RD Bursts. */
|
/* - Check RD Bursts. */
|
/* - Check WR Bursts. */
|
/* - Check WR Bursts. */
|
|
/* */
|
|
/* Author(s): */
|
|
/* - Olivier Girard, olgirard@gmail.com */
|
|
/* */
|
|
/*---------------------------------------------------------------------------*/
|
|
/* $Rev: 17 $ */
|
|
/* $LastChangedBy: olivier.girard $ */
|
|
/* $LastChangedDate: 2009-08-04 23:15:39 +0200 (Tue, 04 Aug 2009) $ */
|
/*===========================================================================*/
|
/*===========================================================================*/
|
|
|
`define LONG_TIMEOUT
|
`define LONG_TIMEOUT
|
|
|
reg [3:0] dbg_id_rom;
|
reg [3:0] dbg_id_rom;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.