| Line 30... |
Line 30... |
/* */
|
/* */
|
/* Author(s): */
|
/* Author(s): */
|
/* - Olivier Girard, olgirard@gmail.com */
|
/* - Olivier Girard, olgirard@gmail.com */
|
/* */
|
/* */
|
/*---------------------------------------------------------------------------*/
|
/*---------------------------------------------------------------------------*/
|
/* $Rev: 58 $ */
|
/* $Rev: 74 $ */
|
/* $LastChangedBy: olivier.girard $ */
|
/* $LastChangedBy: olivier.girard $ */
|
/* $LastChangedDate: 2010-02-02 00:06:51 +0100 (Tue, 02 Feb 2010) $ */
|
/* $LastChangedDate: 2010-08-28 21:53:08 +0200 (Sat, 28 Aug 2010) $ */
|
/*===========================================================================*/
|
/*===========================================================================*/
|
|
|
`define LONG_TIMEOUT
|
`define LONG_TIMEOUT
|
|
|
reg [3:0] dbg_id_pmem;
|
reg [15:0] dbg_id_pmem;
|
reg [3:0] dbg_id_dmem;
|
reg [15:0] dbg_id_dmem;
|
reg [31:0] dbg_id;
|
reg [31:0] dbg_id;
|
|
|
initial
|
initial
|
begin
|
begin
|
$display(" ===============================================");
|
$display(" ===============================================");
|
| Line 54... |
Line 54... |
// SEND UART SYNCHRONIZATION FRAME
|
// SEND UART SYNCHRONIZATION FRAME
|
dbg_uart_tx(DBG_SYNC);
|
dbg_uart_tx(DBG_SYNC);
|
|
|
// TEST CPU REGISTERS
|
// TEST CPU REGISTERS
|
//--------------------------------------------------------
|
//--------------------------------------------------------
|
dbg_id_pmem = `PMEM_AWIDTH;
|
dbg_id_pmem = `PMEM_SIZE;
|
dbg_id_dmem = `DMEM_AWIDTH;
|
dbg_id_dmem = `DMEM_SIZE;
|
dbg_id = {`DBG_ID, dbg_id_pmem, dbg_id_dmem};
|
dbg_id = {dbg_id_pmem, dbg_id_dmem};
|
|
|
dbg_uart_wr(CPU_ID_LO , 16'hffff);
|
dbg_uart_wr(CPU_ID_LO , 16'hffff);
|
dbg_uart_rd(CPU_ID_LO);
|
dbg_uart_rd(CPU_ID_LO);
|
if (dbg_uart_buf !== dbg_id[15:0]) tb_error("====== CPU_ID_LO uncorrect =====");
|
if (dbg_uart_buf !== dbg_id[15:0]) tb_error("====== CPU_ID_LO uncorrect =====");
|
dbg_uart_wr(CPU_ID_LO , 16'h0000);
|
dbg_uart_wr(CPU_ID_LO , 16'h0000);
|
