OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [dbg_uart_sync.v] - Diff between revs 134 and 192

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 134 Rev 192
Line 225... Line 225... 
      dbg_uart_wr(CPU_CTL,  16'h0002);
 
      dbg_uart_wr(CPU_CTL,  16'h0002);
 
 
 
 
 
      // Generate an IRQ
 
      // Generate an IRQ
 
      wkup[0]   = 1'b1;
 
      wkup[0]   = 1'b1;
 
      @(negedge mclk);
 
      @(negedge mclk);
 
      irq[0]    = 1'b1;
 
      irq[`IRQ_NR-16]    = 1'b1;
 
      @(negedge irq_acc[0])
 
      @(negedge irq_acc[`IRQ_NR-16])
 
      @(negedge mclk);
 
      @(negedge mclk);
 
      wkup[0]   = 1'b0;
 
      wkup[0]   = 1'b0;
 
      irq[0]    = 1'b0;
 
      irq[`IRQ_NR-16]    = 1'b0;
 
 
 
 
 
      repeat(10) @(posedge mclk);
 
      repeat(10) @(posedge mclk);
 
 
 
 
 
      stimulus_done = 1;
 
      stimulus_done = 1;
 
`else
 
`else

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.