OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [sing-op_reti.s43] - Diff between revs 111 and 134

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 111 Rev 134
Line 27... Line 27...
/*                                                                           */
/*                                                                           */
/* Author(s):                                                                */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/* $Rev: 111 $                                                                */
/* $Rev: 134 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2011-05-20 22:39:02 +0200 (Fri, 20 May 2011) $          */
/* $LastChangedDate: 2012-03-22 21:31:06 +0100 (Thu, 22 Mar 2012) $          */
/*===========================================================================*/
/*===========================================================================*/
 
 
.set    DMEM_BASE, (__data_start     )
.set    DMEM_BASE, (__data_start     )
.set    DMEM_200,  (__data_start+0x00)
.set    DMEM_200,  (__data_start+0x00)
.set    DMEM_250,  (__data_start+0x50)
.set    DMEM_250,  (__data_start+0x50)
Line 64... Line 64...
        #------------------------
        #------------------------
 
 
        # Pre-initialize stack
        # Pre-initialize stack
        mov             #DMEM_252, r1
        mov             #DMEM_252, r1
        push #RETI_ROUTINE
        push #RETI_ROUTINE
        push            #0x0145
        push            #0x010f
        mov     #0x0000, &0x0200
        mov     #0x0000, &0x0200
 
 
        # Run RETI test
        # Run RETI test
        mov     #0x0000, r2
        mov     #0x0000, r2
        mov     #0x0000, r5
        mov     #0x0000, r5
Line 302... Line 302...
        mov     #0xf101, r15
        mov     #0xf101, r15
 
 
 
 
        # Test IRQ NMI:  rising edge
        # Test IRQ NMI:  rising edge
        #----------------------------
        #----------------------------
 
 
.set   WDTCTL, 0x0120
.set   WDTCTL, 0x0120
.set   IE1,    0x0000
.set   IE1,    0x0000
.set   IFG1,   0x0002
.set   IFG1,   0x0002
 
 
 
 
        mov     #0x5a00, &WDTCTL  ; NMI Edge selection: rising
        mov     #0x5a00, &WDTCTL  ; NMI Edge selection: rising
        bic.b   #0x0010, &IFG1    ; Clear NMI flag
        bic.b   #0x0010, &IFG1    ; Clear NMI flag
        bis.b   #0x0010, &IE1     ; Enable NMI
        bis.b   #0x0010, &IE1     ; Enable NMI
 
 
 
        bit     #0x0010, &IE1     ; skip this test if the NMI is not included
 
        jz      skip_nmi
 
 
        mov     #0x0000, r6
        mov     #0x0000, r6
        mov     #0xaaaa, r7
        mov     #0xaaaa, r7
        mov     #0x5555, r8
        mov     #0x5555, r8
        mov     #0xf200, r15
        mov     #0xf200, r15
 
 
Line 322... Line 327...
        cmp     #0x0123, r6
        cmp     #0x0123, r6
        jne    wait_nmi
        jne    wait_nmi
 
 
        mov.b      &IE1,  r9
        mov.b      &IE1,  r9
        mov.b      &IFG1, r10
        mov.b      &IFG1, r10
 
        bic.b     #0x10, &IFG1    ; Clear NMI flag
 
        bis.b     #0x10, &IE1     ; Enable NMI
 
 
 
skip_nmi:
        mov     #0xf201, r15
        mov     #0xf201, r15
 
 
 
 
 
 
        /* ----------------------    END OF TEST   --------------- */
        /* ----------------------    END OF TEST   --------------- */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.