OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [sing-op_reti.v] - Diff between revs 19 and 95

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 95
Line 27... Line 27...
/*                                                                           */
/*                                                                           */
/* Author(s):                                                                */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/* $Rev: 19 $                                                                */
/* $Rev: 95 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
/* $LastChangedDate: 2011-02-24 21:37:57 +0100 (Thu, 24 Feb 2011) $          */
/*===========================================================================*/
/*===========================================================================*/
 
 
integer    i;
integer    i;
reg [15:0] temp_val;
reg [15:0] temp_val;
 
 
Line 295... Line 295...
 
 
 
 
      // Test interruption NMI:  rising edge
      // Test interruption NMI:  rising edge
      //--------------------------------------
      //--------------------------------------
      @(r15==16'hf200);
      @(r15==16'hf200);
      repeat(2) @(posedge mclk);
      repeat(2) @(negedge mclk);
      irq[13:0] = {14{1'b1}};
 
      nmi       = 1'b1;
      nmi       = 1'b1;
      repeat(15) @(posedge mclk);
      @(posedge nmi_detect);
      irq[13:0] = 1'b0;
      irq[13:0] = {14{1'b1}};
 
      repeat(8) @(posedge mclk);
      nmi       = 1'b0;
      nmi       = 1'b0;
 
      repeat(2) @(posedge mclk);
 
      irq[13:0] = 1'b0;
 
 
      @(r15==16'hf201);
      @(r15==16'hf201);
      if (r1    !==16'h0252) tb_error("====== NMI: SP value      =====");
      if (r1    !==16'h0252) tb_error("====== NMI: SP value      =====");
      if (r2[3] !==1'b1)     tb_error("====== NMI: GIE value     =====");
      if (r2[3] !==1'b1)     tb_error("====== NMI: GIE value     =====");
      if (r6    !==16'h0123) tb_error("====== NMI: R6 value      =====");
      if (r6    !==16'h0123) tb_error("====== NMI: R6 value      =====");

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.