OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [tA_clkmux.s43] - Diff between revs 19 and 111

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 111
Line 28... Line 28...
/*                                                                           */
/*                                                                           */
/* Author(s):                                                                */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/* $Rev: 19 $                                                                */
/* $Rev: 111 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
/* $LastChangedDate: 2011-05-20 22:39:02 +0200 (Fri, 20 May 2011) $          */
/*===========================================================================*/
/*===========================================================================*/
 
 
.global main
.global main
 
 
 
.set   DMEM_BASE, (__data_start     )
 
.set   DMEM_200,  (__data_start+0x00)
 
.set   DMEM_202,  (__data_start+0x02)
 
.set   DMEM_204,  (__data_start+0x04)
 
.set   DMEM_206,  (__data_start+0x06)
 
.set   DMEM_250,  (__data_start+0x50)
 
 
.set   BCSCTL1, 0x0057
.set   BCSCTL1, 0x0057
.set   BCSCTL2, 0x0058
.set   BCSCTL2, 0x0058
 
 
.set   TACTL,   0x0160
.set   TACTL,   0x0160
.set   TAR,     0x0170
.set   TAR,     0x0170
Line 55... Line 62...
        dec r14
        dec r14
        jnz WAIT_FUNC
        jnz WAIT_FUNC
        ret
        ret
 
 
main:
main:
        mov  #0x0250, r1        ; # Initialize stack pointer
        mov  #DMEM_250, r1      ; # Initialize stack pointer
        mov  #0x0000, &0x0200
        mov  #0x0000, &DMEM_200
        mov  #0x0000, r15
        mov  #0x0000, r15
 
 
        mov.b  #0x00, &BCSCTL1  ; # ACLK /1
        mov.b  #0x00, &BCSCTL1  ; # ACLK /1
        mov.b  #0x06, &BCSCTL2  ; # SMCLK = MCLK/8
        mov.b  #0x06, &BCSCTL2  ; # SMCLK = MCLK/8
 
 
Line 78... Line 85...
        mov  #0x0001, r15
        mov  #0x0001, r15
        mov  #0x0100, r14
        mov  #0x0100, r14
        call #WAIT_FUNC
        call #WAIT_FUNC
 
 
        dint
        dint
        mov  #0x0000, &0x0200
        mov  #0x0000, &DMEM_200
        mov  #0x1000, r15
        mov  #0x1000, r15
 
 
 
 
       /* --------------   TIMER A TEST:  INPUT MUX - ACLK  ----------------- */
       /* --------------   TIMER A TEST:  INPUT MUX - ACLK  ----------------- */
 
 
Line 97... Line 104...
        mov  #0x1001, r15
        mov  #0x1001, r15
        mov  #0x0100, r14
        mov  #0x0100, r14
        call #WAIT_FUNC
        call #WAIT_FUNC
 
 
        dint
        dint
        mov  #0x0000, &0x0200
        mov  #0x0000, &DMEM_200
        mov  #0x2000, r15
        mov  #0x2000, r15
 
 
 
 
       /* --------------   TIMER A TEST:  INPUT MUX - SMCLK  ----------------- */
       /* --------------   TIMER A TEST:  INPUT MUX - SMCLK  ----------------- */
 
 
Line 116... Line 123...
        mov  #0x2001, r15
        mov  #0x2001, r15
        mov  #0x0100, r14
        mov  #0x0100, r14
        call #WAIT_FUNC
        call #WAIT_FUNC
 
 
        dint
        dint
        mov  #0x0000, &0x0200
        mov  #0x0000, &DMEM_200
        mov  #0x3000, r15
        mov  #0x3000, r15
 
 
 
 
       /* --------------   TIMER A TEST:  INPUT MUX - INCLK  ----------------- */
       /* --------------   TIMER A TEST:  INPUT MUX - INCLK  ----------------- */
 
 
Line 135... Line 142...
        mov  #0x3001, r15
        mov  #0x3001, r15
        mov  #0x0100, r14
        mov  #0x0100, r14
        call #WAIT_FUNC
        call #WAIT_FUNC
 
 
        dint
        dint
        mov  #0x0000, &0x0200
        mov  #0x0000, &DMEM_200
        mov  #0x4000, r15
        mov  #0x4000, r15
 
 
 
 
        /* ----------------------         END OF TEST        --------------- */
        /* ----------------------         END OF TEST        --------------- */
end_of_test:
end_of_test:
Line 148... Line 155...
 
 
 
 
        /* ----------------------      INTERRUPT ROUTINES    --------------- */
        /* ----------------------      INTERRUPT ROUTINES    --------------- */
 
 
TIMERA_CCR0_VECTOR:
TIMERA_CCR0_VECTOR:
        inc  &0x0200
        inc  &DMEM_200
        reti
        reti
 
 
 
 
TIMERA_TAIV_VECTOR:
TIMERA_TAIV_VECTOR:
        mov     &TAR, &0x0204
        mov     &TAR, &DMEM_204
        mov    &TAIV, &0x0206
        mov    &TAIV, &DMEM_206
        reti
        reti
 
 
 
 
        /* ----------------------         INTERRUPT VECTORS  --------------- */
        /* ----------------------         INTERRUPT VECTORS  --------------- */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.