OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [tA_clkmux.v] - Diff between revs 19 and 111

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 111
Line 28... Line 28...
/*                                                                           */
/*                                                                           */
/* Author(s):                                                                */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/* $Rev: 19 $                                                                */
/* $Rev: 111 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
/* $LastChangedDate: 2011-05-20 22:39:02 +0200 (Fri, 20 May 2011) $          */
/*===========================================================================*/
/*===========================================================================*/
 
 
integer my_counter;
integer my_counter;
always @ (negedge mclk)
always @ (negedge mclk)
  my_counter <=  my_counter+1;
  my_counter <=  my_counter+1;
 
 
wire [15:0] tar = timerA_0.tar;
wire [15:0] tar = timerA_0.tar;
 
 
// Generate TACLK as MCLK/3
// Generate TACLK as MCLK/3
integer taclk_cnt;
integer taclk_cnt;
always @ (posedge mclk or posedge puc)
always @ (posedge mclk or posedge puc_rst)
  if (puc)               taclk_cnt <=  0;
  if (puc_rst)           taclk_cnt <=  0;
  else if (taclk_cnt==2) taclk_cnt <=  0;
  else if (taclk_cnt==2) taclk_cnt <=  0;
  else                   taclk_cnt <=  taclk_cnt+1;
  else                   taclk_cnt <=  taclk_cnt+1;
 
 
always @ (taclk_cnt)
always @ (taclk_cnt)
  if (taclk_cnt==2) taclk = 1'b1;
  if (taclk_cnt==2) taclk = 1'b1;
  else              taclk = 1'b0;
  else              taclk = 1'b0;
 
 
// Generate INCLK as MCLK/5
// Generate INCLK as MCLK/5
integer inclk_cnt;
integer inclk_cnt;
always @ (posedge mclk or posedge puc)
always @ (posedge mclk or posedge puc_rst)
  if (puc)               inclk_cnt <=  0;
  if (puc_rst)           inclk_cnt <=  0;
  else if (inclk_cnt==4) inclk_cnt <=  0;
  else if (inclk_cnt==4) inclk_cnt <=  0;
  else                   inclk_cnt <=  inclk_cnt+1;
  else                   inclk_cnt <=  inclk_cnt+1;
 
 
always @ (inclk_cnt)
always @ (inclk_cnt)
  if (inclk_cnt==4) inclk = 1'b1;
  if (inclk_cnt==4) inclk = 1'b1;

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.