OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [template_periph_16b.s43] - Diff between revs 151 and 200

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 151 Rev 200
Line 28... Line 28...
/*                                                                           */
/*                                                                           */
/* Author(s):                                                                */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/* $Rev: 151 $                                                                */
/* $Rev: 200 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2012-07-23 00:24:11 +0200 (Mon, 23 Jul 2012) $          */
/* $LastChangedDate: 2015-01-21 23:01:31 +0100 (Wed, 21 Jan 2015) $          */
/*===========================================================================*/
/*===========================================================================*/
 
 
.include "pmem_defs.asm"
.include "pmem_defs.asm"
 
 
.global main
.global main
 
 
.set   UNUSED_0,  (((DMEM_BASE-0x0070)&0x7ff8)-0x0002)
.set   UNUSED_0,  (((PER_LENGTH-0x0070) & 0x7ff8)-0x0002)
.set   CNTRL1,    (((DMEM_BASE-0x0070)&0x7ff8)+0x0000)
.set   CNTRL1,    (((PER_LENGTH-0x0070) & 0x7ff8)+0x0000)
.set   CNTRL2,    (((DMEM_BASE-0x0070)&0x7ff8)+0x0002)
.set   CNTRL2,    (((PER_LENGTH-0x0070) & 0x7ff8)+0x0002)
.set   CNTRL3,    (((DMEM_BASE-0x0070)&0x7ff8)+0x0004)
.set   CNTRL3,    (((PER_LENGTH-0x0070) & 0x7ff8)+0x0004)
.set   CNTRL4,    (((DMEM_BASE-0x0070)&0x7ff8)+0x0006)
.set   CNTRL4,    (((PER_LENGTH-0x0070) & 0x7ff8)+0x0006)
.set   UNUSED_1,  (((DMEM_BASE-0x0070)&0x7ff8)-0x0008)
.set   UNUSED_1,  (((PER_LENGTH-0x0070) & 0x7ff8)-0x0008)
 
 
main:
main:
        /* --------------     TEST RD/WR REGISTER ACCESS     --------------- */
        /* --------------     TEST RD/WR REGISTER ACCESS     --------------- */
 
 
        mov   #0x1234,  &UNUSED_0       ; UNUSED 0
        mov   #0x1234,  &UNUSED_0       ; UNUSED 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.