OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [template_periph_16b.v] - Diff between revs 19 and 111

Show entire file | Details | Blame | View Log

Rev 19 Rev 111
Line 28... Line 28...
/*                                                                           */
/*                                                                           */
/* Author(s):                                                                */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/* $Rev: 19 $                                                                */
/* $Rev: 111 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
/* $LastChangedDate: 2011-05-20 22:39:02 +0200 (Fri, 20 May 2011) $          */
/*===========================================================================*/
/*===========================================================================*/
 
 
initial
initial
   begin
   begin
      $display(" ===============================================");
      $display(" ===============================================");
Line 45... Line 45...
 
 
      // TEST RD/WR REGISTER ACCESS
      // TEST RD/WR REGISTER ACCESS
      //--------------------------------------------------------
      //--------------------------------------------------------
      @(r15==16'h0001);
      @(r15==16'h0001);
 
 
      if (mem200 !== 16'h5555) tb_error("====== CNTRL1: @0x200 != 0x5555 =====");
      if (mem200 !== 16'h0000) tb_error("====== UNUSED 0: @0x200 != 0x5555 =====");
      if (mem202 !== 16'haaaa) tb_error("====== CNTRL1: @0x202 != 0xaaaa =====");
      if (mem202 !== 16'h0000) tb_error("====== UNUSED 0: @0x202 != 0xaaaa =====");
 
 
      if (mem204 !== 16'haaaa) tb_error("====== CNTRL2: @0x204 != 0xaaaa =====");
      if (mem204 !== 16'h5555) tb_error("====== CNTRL1:   @0x204 != 0x5555 =====");
      if (mem206 !== 16'h5555) tb_error("====== CNTRL2: @0x206 != 0x5555 =====");
      if (mem206 !== 16'haaaa) tb_error("====== CNTRL1:   @0x206 != 0xaaaa =====");
 
 
      if (mem208 !== 16'h55aa) tb_error("====== CNTRL3: @0x208 != 0x55aa =====");
      if (mem208 !== 16'haaaa) tb_error("====== CNTRL2:   @0x208 != 0xaaaa =====");
      if (mem20A !== 16'haa55) tb_error("====== CNTRL3: @0x20a != 0xaa55 =====");
      if (mem20A !== 16'h5555) tb_error("====== CNTRL2:   @0x20A != 0x5555 =====");
 
 
      if (mem20C !== 16'haa55) tb_error("====== CNTRL4: @0x20c != 0xaa55 =====");
      if (mem20C !== 16'h55aa) tb_error("====== CNTRL3:   @0x20C != 0x55aa =====");
      if (mem20E !== 16'h55aa) tb_error("====== CNTRL4: @0x20e != 0x55aa =====");
      if (mem20E !== 16'haa55) tb_error("====== CNTRL3:   @0x20E != 0xaa55 =====");
 
 
 
      if (mem210 !== 16'haa55) tb_error("====== CNTRL4:   @0x210 != 0xaa55 =====");
 
      if (mem212 !== 16'h55aa) tb_error("====== CNTRL4:   @0x212 != 0x55aa =====");
 
 
 
      if (mem214 !== 16'h0000) tb_error("====== UNUSED 1: @0x214 != 0x5555 =====");
 
      if (mem216 !== 16'h0000) tb_error("====== UNUSED 1: @0x216 != 0xaaaa =====");
 
 
      stimulus_done = 1;
      stimulus_done = 1;
   end
   end
 
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.