OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [wdt_interval.s43] - Diff between revs 19 and 111

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 111
Line 28... Line 28...
/*                                                                           */
/*                                                                           */
/* Author(s):                                                                */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/* $Rev: 19 $                                                                */
/* $Rev: 111 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
/* $LastChangedDate: 2011-05-20 22:39:02 +0200 (Fri, 20 May 2011) $          */
/*===========================================================================*/
/*===========================================================================*/
 
 
.global main
.global main
 
 
 
.set   DMEM_BASE, (__data_start     )
 
.set   DMEM_200,  (__data_start+0x00)
 
.set   DMEM_250,  (__data_start+0x50)
 
 
.set   IE1,    0x0000
.set   IE1,    0x0000
.set   IFG1,   0x0002
.set   IFG1,   0x0002
.set   WDTCTL, 0x0120
.set   WDTCTL, 0x0120
 
 
 
 
Line 59... Line 63...
        mov  #0x1000, r15
        mov  #0x1000, r15
 
 
 
 
        /* --------------   WATCHDOG TEST:  INTERVAL MODE /64  ------------ */
        /* --------------   WATCHDOG TEST:  INTERVAL MODE /64  ------------ */
 
 
        mov   #0x0250, r1         ;# Initialize stack & Enable interrupts
        mov   #DMEM_250, r1       ;# Initialize stack & Enable interrupts
        eint
        eint
        bis.b #0x01,   &IE1
        bis.b #0x01,   &IE1
 
 
        mov   #0x5a1b, &WDTCTL	  ;# Enable interval mode /64 & clear counter
        mov   #0x5a1b, &WDTCTL	  ;# Enable interval mode /64 & clear counter
 
 
Line 147... Line 151...
        mov   #0x2003, r15
        mov   #0x2003, r15
 
 
 
 
        /* --------------   WATCHDOG TEST:  INTERVAL MODE /512  ------------ */
        /* --------------   WATCHDOG TEST:  INTERVAL MODE /512  ------------ */
 
 
        mov   #0x0250, r1         ;# Initialize stack & Enable interrupts
        mov   #DMEM_250, r1       ;# Initialize stack & Enable interrupts
        eint
        eint
        bis.b #0x01,   &IE1
        bis.b #0x01,   &IE1
 
 
        mov   #0x5a1a, &WDTCTL	  ;# Enable interval mode /512 & clear counter
        mov   #0x5a1a, &WDTCTL	  ;# Enable interval mode /512 & clear counter
 
 
Line 165... Line 169...
        mov   #0x3000, r15
        mov   #0x3000, r15
 
 
 
 
        /* --------------   WATCHDOG TEST:  INTERVAL MODE /8192  ------------ */
        /* --------------   WATCHDOG TEST:  INTERVAL MODE /8192  ------------ */
 
 
        mov   #0x0250, r1         ;# Initialize stack & Enable interrupts
        mov   #DMEM_250, r1       ;# Initialize stack & Enable interrupts
        eint
        eint
        bis.b #0x01,   &IE1
        bis.b #0x01,   &IE1
 
 
        mov   #0x5a19, &WDTCTL	  ;# Enable interval mode /8192 & clear counter
        mov   #0x5a19, &WDTCTL	  ;# Enable interval mode /8192 & clear counter
 
 
Line 184... Line 188...
 
 
 
 
 
 
        /* --------------   WATCHDOG TEST:  INTERVAL MODE /32768  ------------ */
        /* --------------   WATCHDOG TEST:  INTERVAL MODE /32768  ------------ */
 
 
        mov   #0x0250, r1         ;# Initialize stack & Enable interrupts
        mov   #DMEM_250, r1       ;# Initialize stack & Enable interrupts
        eint
        eint
        bis.b #0x01,   &IE1
        bis.b #0x01,   &IE1
 
 
        mov   #0x5a18, &WDTCTL	  ;# Enable interval mode /32768 & clear counter
        mov   #0x5a18, &WDTCTL	  ;# Enable interval mode /32768 & clear counter
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.